Digital signal processor and programming system for parallel signal processing
This thesis describes an integrated assault upon the problem of designing high-throughput, low-cost digital signal-processing systems. The dual prongs of this assault consist of: (1) the design of a digital signal processor (DSP) which efficiently executes signal-processing algorithms in either a uniprocessor or multiprocessor configuration, (2) the PaLS programming system which accepts an arbitrary algorithm, partitions it across a group of DSPs, synthesizes an optimal communication link topology for the DSPs, and schedules the partitioned algorithm upon the DSPs. The results of applying a new quasi-dynamic analysis technique to a set of high-level signal-processing algorithms were used to determine the uniprocessor features of the DSP design. For multiprocessing applications, the DSP contains an interprocessor communications port (IPC) which supports simple, flexible, dataflow communications while allowing the total communication bandwidth to be incrementally allocated to achieve the best link utilization. The net result is a DSP with a simple architecture that is easy to program for both uniprocessor and multi-processor modes of operation. The PaLS programming system simplifies the task of parallelizing an algorithm for execution upon a multiprocessor built with the DSP.
- Research Organization:
- North Carolina State Univ., Raleigh (USA)
- OSTI ID:
- 6963864
- Resource Relation:
- Other Information: Thesis (Ph. D.)
- Country of Publication:
- United States
- Language:
- English
Similar Records
INTA-SAR real-time processor
Signal processing aspects of the S-1 multiprocessor project
Related Subjects
ARRAY PROCESSORS
SIGNAL CONDITIONERS
PARALLEL PROCESSING
DIGITAL SYSTEMS
ALGORITHMS
COMPUTER ARCHITECTURE
ELECTRONIC CIRCUITS
MATHEMATICAL LOGIC
PROGRAMMING
PULSE CIRCUITS
990210* - Supercomputers- (1987-1989)
990300 - Information Handling