Decoding method for T1 line format for ccitt 32K bit per second adpcm clear channel transmission and 64 KBPS clear channel transmission
In a data transmission system having first and second digital switching systems connected via T1 line transmission facilities for bidirectional data transmissions, a decoding method for T1 line zero bit suppression is described comprising the steps of: receiving an encoded T1 line frame including bundled channels; testing indicator bits of the received T1 line frame to determine whether any channel of the T1 line frame has been altered for the transmission; first transferring the received T1 line frame as received, performed in response to the indicated bits showing that no alteration have been made to the received T1 line frame; decoding mapping bits of the received T1 line frame to determine which channels of the bundle of the received T1 line frame have been altered for the encoded transmission; replacing the contents of each of the altered channel of the bundle with zeroes; iterating the steps of decoding and replacing for each of the bundles of the received T1 line frame; and second transferring the received T1 line frame with the altered channels being replaced with zeroes.
- Assignee:
- GTE Communication Systems Corp., Phoenix, AZ
- Patent Number(s):
- US 4747112
- OSTI ID:
- 6948649
- Resource Relation:
- Patent File Date: Filed date 2 Sep 1986
- Country of Publication:
- United States
- Language:
- English
Similar Records
25 ps resolution, 12-bit, 64 channel FASTBUS time-to-digital converter
280-ps 6-bit RCJL decoder using high-drivability and unit circuit for a 1-kbit Josephson cache memory
Related Subjects
42 ENGINEERING
DATA TRANSMISSION SYSTEMS
DESIGN
DATA TRANSMISSION
DIGITAL SYSTEMS
EFFICIENCY
OPERATION
SWITCHING CIRCUITS
COMMUNICATIONS
ELECTRONIC CIRCUITS
990220* - Computers
Computerized Models
& Computer Programs- (1987-1989)
420800 - Engineering- Electronic Circuits & Devices- (-1989)