Specification and implementation of an integrated packet communication facility for an array computer
Four distinct packet communication requirements for network architectured computer systems are: system control, dataflow data type movement, SIMD, data realignment and movement of high volume data between MIMD configurations when memory sharing is unavailable or too costly. This paper defines and describes a packet switching mechanism which meets each of these requirements. Mechanisms are also defined and described for breaking and restoring SIMD execution structures which are required to complete the implementation of packet switching for SIMD execution. The mechanisms were defined and are described in the context of the Texas reconfigurable array computer (TRAC), but should be in large measure adaptable to other network architectured systems. 8 references.
- OSTI ID:
- 5258049
- Resource Relation:
- Conference: Sponsored by Ohio State University, Bellaire, MI, USA, 23 Aug 1983
- Country of Publication:
- United States
- Language:
- English
Similar Records
ARENA: Asynchronous Reconfigurable Accelerator Ring to Enable Data-Centric Parallel Computing
PASM (partitionable SIMD/MIND machine) parallel-processing system: Hardware design and intelligent operating system concepts. Final report