Reconfigurable VLSI architecture for a database processor
This work brings together the processing potential offered by regularly structured VLSI processing units and the architecture of a database processor-the relational associative processor (RAP). The main motivations are to integrate a RAP cell processor on a few VLSI chips and improve performance by employing procedures exploiting these VLSI chips and the system level reconfigurability of processing resources. The resulting VLSI database processor consists of parallel processing cells that can be reconfigured into a large processor to execute the hard operations of projection and semijoin efficiently. It is shown that such a configuration can provide 2 to 3 orders of magnitude of performance improvement over previous implementations of the RAP system in the execution of such operations. 27 refs.
- OSTI ID:
- 5248877
- Country of Publication:
- United States
- Language:
- English
Similar Records
SCALX: A VLSI architecture for concurrent symbolic processing
A real-time VLSI-oriented architecture for a VQ-based color-image-coding algorithms