Multi-micro system for I/O intensive applications
Conference
·
OSTI ID:5248834
During the acceptance test of a computerized product, it is desirable to be able to test the load handling capability of the system. This paper describes a load generation system using a multiprocessor architecture to generate the large amount of data needed to load-test the dimension AIS/system 85. The system described in this paper consists of a total of 25 processors and employs a unique bussing scheme. The system uses a master-slave organization and includes several levels of hierarchically ordered busses. The host processor is used for high-level task execution and overall timing control. The 24 slave processors are used for parallel high-speed data collection and compression. 5 references.
- OSTI ID:
- 5248834
- Report Number(s):
- CONF-8308190-
- Resource Relation:
- Conference: 12. IEEE international conference on parallel processing, Bellaire, MI, USA, 21 Aug 1983
- Country of Publication:
- United States
- Language:
- English
Similar Records
Microcomputers and nondestructive test systems
Multiprocessor shared-memory information exchange
Simulation of a master-slave event set processor
Conference
·
Sat Jan 01 00:00:00 EST 1983
·
OSTI ID:5248834
Multiprocessor shared-memory information exchange
Conference
·
Wed Feb 01 00:00:00 EST 1989
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:5248834
+2 more
Simulation of a master-slave event set processor
Journal Article
·
Thu Mar 01 00:00:00 EST 1984
· Simulation; (United States)
·
OSTI ID:5248834