Experimental studies of access graph based heuristics: Beating the LRU standard?
- Tel Aviv Univ. (Israel)
In this paper we devise new paging heuristics motivated by the access graph model of paging. Unlike the access graph model and the related Markov paging model our heuristics are truly on-line in that we do not assume any prior knowledge of the program just about to be executed. The Least Recently Used heuristic for paging is remarkably good, and is known experimentally to be superior to many of the suggested alternatives on real program traces. Experiments we`ve performed suggest that our heuristics beat LRU fairly consistently, over a wide range of cache sizes and programs. The number of page faults can be as low as {1/2} the number of page faults for LRU and is on average 7 to 9 percent less than the number of faults for LRU. (Depending on how this average is computed.) We have built a program tracer that gives the page access sequence for real program executions of 200 - 3,300 thousand page access requests, and our simulations are based on 25 of these program traces. Overall, we have performed several thousand such simulations. While we have no real evidence to suggest that the programs we`ve traced are typical in any sense, we have made use of an experimental {open_quotes}protocol{close_quotes} designed to avoid experimenter bias. We strongly emphasize that our results are only preliminary and that much further work needs to be done.
- OSTI ID:
- 471660
- Report Number(s):
- CONF-970142-; TRN: 97:001377-0009
- Resource Relation:
- Conference: 8. annual Association for Computing Machinery (ACM)-Society for Industrial and Applied Mathematics (SIAM) symposium on discrete algorithms, New Orleans, LA (United States), 5-7 Jan 1997; Other Information: PBD: 1997; Related Information: Is Part Of Proceedings of the eighth annual ACM-SIAM symposium on discrete algorithms; PB: 798 p.
- Country of Publication:
- United States
- Language:
- English
Similar Records
Exploiting Internal Parallelism for Address Translation in Solid-State Drives
PCM-Based Durable Write Cache for Fast Disk I/O