skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: High density, multi-range analog output Versa Module Europa board for control system applications

Journal Article · · Review of Scientific Instruments
DOI:https://doi.org/10.1063/1.4857815· OSTI ID:22251182
 [1];  [2]
  1. Inter-University Accelerator Centre, P. O. Box 10502, New Delhi 110067 (India)
  2. Netaji Subhas Institute of Technology (NSIT), New Delhi (India)

A new VMEDAC64, 12-bit 64 channel digital-to-analog converter, a Versa Module Europa (VME) module, features 64 analog voltage outputs with user selectable multiple ranges, has been developed for control system applications at Inter University Accelerator Centre. The FPGA (Field Programmable Gate Array) is the module's core, i.e., it implements the DAC control logic and complexity of VMEbus slave interface logic. The VMEbus slave interface and DAC control logic are completely designed and implemented on a single FPGA chip to achieve high density of 64 channels in a single width VME module and will reduce the module count in the control system applications, and hence will reduce the power consumption and cost of overall system. One of our early design goals was to develop the VME interface such that it can be easily integrated with the peripheral devices and satisfy the timing specifications of VME standard. The modular design of this module reduces the amount of time required to develop other custom modules for control system. The VME slave interface is written as a single component inside FPGA which will be used as a basic building block for any VMEbus interface project. The module offers multiple output voltage ranges depending upon the requirement. The output voltage range can be reduced or expanded by writing range selection bits in the control register. The module has programmable refresh rate and by default hold capacitors in the sample and hold circuit for each channel are charged periodically every 7.040 ms (i.e., update frequency 284 Hz). Each channel has software controlled output switch which disconnects analog output from the field. The modularity in the firmware design on FPGA makes the debugging very easy. On-board DC/DC converters are incorporated for isolated power supply for the analog section of the board.

OSTI ID:
22251182
Journal Information:
Review of Scientific Instruments, Vol. 85, Issue 1; Other Information: (c) 2014 AIP Publishing LLC; Country of input: International Atomic Energy Agency (IAEA); ISSN 0034-6748
Country of Publication:
United States
Language:
English

Similar Records

A high performance DAC /DDS daughter module for the RHIC LLRF platform
Conference · Mon Mar 28 00:00:00 EDT 2011 · OSTI ID:22251182

Flexible 64 channel FASTBUS ADC with programmable zero suppression and bias correction
Conference · Sun Apr 01 00:00:00 EST 1990 · IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA) · OSTI ID:22251182

A bunch to bucket phase detector for the RHIC LLRF upgrade platform
Conference · Mon Mar 28 00:00:00 EDT 2011 · OSTI ID:22251182