skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Identifying a largest logical plane from a plurality of logical planes formed of compute nodes of a subcommunicator in a parallel computer

Abstract

In a parallel computer, a largest logical plane from a plurality of logical planes formed of compute nodes of a subcommunicator may be identified by: identifying, by each compute node of the subcommunicator, all logical planes that include the compute node; calculating, by each compute node for each identified logical plane that includes the compute node, an area of the identified logical plane; initiating, by a root node of the subcommunicator, a gather operation; receiving, by the root node from each compute node of the subcommunicator, each node's calculated areas as contribution data to the gather operation; and identifying, by the root node in dependence upon the received calculated areas, a logical plane of the subcommunicator having the greatest area.

Inventors:
;
Publication Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1261604
Patent Number(s):
9,390,054
Application Number:
14/053,171
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Oct 14
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Davis, Kristan D., and Faraj, Daniel A. Identifying a largest logical plane from a plurality of logical planes formed of compute nodes of a subcommunicator in a parallel computer. United States: N. p., 2016. Web.
Davis, Kristan D., & Faraj, Daniel A. Identifying a largest logical plane from a plurality of logical planes formed of compute nodes of a subcommunicator in a parallel computer. United States.
Davis, Kristan D., and Faraj, Daniel A. 2016. "Identifying a largest logical plane from a plurality of logical planes formed of compute nodes of a subcommunicator in a parallel computer". United States. https://www.osti.gov/servlets/purl/1261604.
@article{osti_1261604,
title = {Identifying a largest logical plane from a plurality of logical planes formed of compute nodes of a subcommunicator in a parallel computer},
author = {Davis, Kristan D. and Faraj, Daniel A.},
abstractNote = {In a parallel computer, a largest logical plane from a plurality of logical planes formed of compute nodes of a subcommunicator may be identified by: identifying, by each compute node of the subcommunicator, all logical planes that include the compute node; calculating, by each compute node for each identified logical plane that includes the compute node, an area of the identified logical plane; initiating, by a root node of the subcommunicator, a gather operation; receiving, by the root node from each compute node of the subcommunicator, each node's calculated areas as contribution data to the gather operation; and identifying, by the root node in dependence upon the received calculated areas, a logical plane of the subcommunicator having the greatest area.},
doi = {},
url = {https://www.osti.gov/biblio/1261604}, journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jul 12 00:00:00 EDT 2016},
month = {Tue Jul 12 00:00:00 EDT 2016}
}

Works referenced in this record:

Blue Gene system software---Topology mapping for Blue Gene/L supercomputer
conference, January 2006


Implementing the MPI Process Topology Mechanism
conference, January 2002


TASC: topology adaptive spatial clustering for sensor networks
conference, January 2005


Meshlization of Irregular Grid Resource Topologies by Heuristic Square-Packing Methods
book, January 2009


Virtual channel assignment in large torus systems
patent, August 2000


Storage array interconnection fabric using a torus topology
patent, April 2004


Line-Plane Broadcasting in a Data Communications Network of a Parallel Computer
patent-application, February 2009


Switches and a Network of Switches
patent-application, May 2012