Integrated circuit test-port architecture and method and apparatus of test-port generation
Patent
·
OSTI ID:1246915
A method and apparatus are provided for generating RTL code for a test-port interface of an integrated circuit. In an embodiment, a test-port table is provided as input data. A computer automatically parses the test-port table into data structures and analyzes it to determine input, output, local, and output-enable port names. The computer generates address-detect and test-enable logic constructed from combinational functions. The computer generates one-hot multiplexer logic for at least some of the output ports. The one-hot multiplexer logic for each port is generated so as to enable the port to toggle between data signals and test signals. The computer then completes the generation of the RTL code.
- Research Organization:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Number(s):
- 9,311,444
- Application Number:
- 14/328,379
- OSTI ID:
- 1246915
- Resource Relation:
- Patent File Date: 2014 Jul 10
- Country of Publication:
- United States
- Language:
- English
Similar Records
An automatic input/output test experience of FPGA-based logic controller with I/O stimulator - 282
Development of a Test System for Verification and Validation of Nuclear transport Simulations
Controls in new construction reactors-factory testing of the non-safety portion of the Lungmen nuclear power plant distributed control system
Conference
·
Thu Jun 15 00:00:00 EDT 2017
·
OSTI ID:1246915
+3 more
Development of a Test System for Verification and Validation of Nuclear transport Simulations
Conference
·
Sun Sep 14 00:00:00 EDT 2008
·
OSTI ID:1246915
Controls in new construction reactors-factory testing of the non-safety portion of the Lungmen nuclear power plant distributed control system
Conference
·
Sat Jul 01 00:00:00 EDT 2006
·
OSTI ID:1246915