skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Combined group ECC protection and subgroup parity protection

Patent ·
OSTI ID:1241521
; ; ;

A method and system are disclosed for providing combined error code protection and subgroup parity protection for a given group of n bits. The method comprises the steps of identifying a number, m, of redundant bits for said error protection; and constructing a matrix P, wherein multiplying said given group of n bits with P produces m redundant error correction code (ECC) protection bits, and two columns of P provide parity protection for subgroups of said given group of n bits. In the preferred embodiment of the invention, the matrix P is constructed by generating permutations of m bit wide vectors with three or more, but an odd number of, elements with value one and the other elements with value zero; and assigning said vectors to rows of the matrix P.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
9,252,814
Application Number:
13/918,127
OSTI ID:
1241521
Resource Relation:
Patent File Date: 2013 Jun 14
Country of Publication:
United States
Language:
English

References (122)

Optimization of MPI collective communication on BlueGene/L systems conference January 2005
Overview of the Blue Gene/L system architecture journal March 2005
Performance evaluation of adaptive MPI
  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06 https://doi.org/10.1145/1122971.1122976
conference January 2006
Directory-based cache coherence in large-scale multiprocessors journal June 1990
Synchronization, coherence, and event ordering in multiprocessors journal February 1988
Blue Gene/L advanced diagnostics environment journal March 2005
Intel 870: a building block for cost-effective, scalable servers journal March 2002
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures journal August 2005
Apparatus for transferring blocks of information from one node to a second node in a computer network patent October 1988
Flow control for high speed networks patent November 1991
Dual channel helical recorder patent August 1992
Multiple clock rate test apparatus for testing digital systems patent September 1994
Partition control circuit for separately controlling message sending of nodes of tree-shaped routing network to divide the network into a number of partitions patent October 1994
Partially resettable, segmented DMA counter patent September 1995
Memory subsystems having look-ahead instruction prefetch buffers and intelligent posted write buffers for increasing the throughput of digital computer systems patent June 1996
Independent computer storage addressing in input/output transfers patent May 1997
Cache coherency method and system employing serially encoded snoop responses patent August 1997
Multimedia system and method of controlling data transfer between a host system and a network adapter using a DMA engine patent January 1998
Prefetching variable length data patent June 1998
System and method for transmission rate control in a segmentation and reassembly (SAR) circuit under ATM protocol patent August 1998
Circuit for controlling access to a common memory based on priority patent September 1998
Credit-based flow control checking and correction system patent October 1998
Digital transmission/receiving method, digital communications method, and data receiving apparatus patent December 1998
Disk drive with cache controlled adaptively for amount of prefetch patent March 1999
ATM reassembly controller and method patent June 1999
Message transfer apparatus for controlling a message send in a packet switched interconnection network patent February 2000
Reconstruction engine for a hardware circuit emulator patent May 2000
Multi-tasking adapter for parallel network applications patent June 2000
Method and system for optimizing write combining performance in a shared buffer structure patent September 2000
Use of code vectors for frame forwarding in a bridge/router patent February 2001
Semiconductor device patent April 2001
Method and apparatus for enhancing data rate in processing ECC product-coded data arrays in DVD storage subsystems and the like patent April 2001
Mechanism for delivering interrupt messages patent July 2001
Shared memory apparatus and method for multiprocessor systems patent September 2001
Bus arbitration system having both round robin and daisy chain arbiters patent October 2001
Synchronous parallel system for emulation and discrete event simulation patent November 2001
Active termination in a multidrop memory system patent March 2002
Write combining buffer that supports snoop request patent April 2002
Credit-based scheme for high performance communication between devices in a packet-based communication system patent August 2002
Programmable architecture for visualizing sampled and geometry data patent October 2002
Low power register file patent May 2003
System and method for scheduling traffic for different classes of service patent July 2003
Snoop filter line replacement for reduction of back invalidates in multi-node architectures patent July 2003
Dynamic cache management in a symmetric multiprocessor system via snoop operation sequence analysis patent July 2003
Multiprocessor system having controller for controlling the number of processors for which cache coherency must be guaranteed patent October 2003
Methods and apparatus for data storage on magnetic media including error correction codes patent October 2003
Architecture for transport of multiple services in connectionless packet-based communication networks patent November 2003
Fast re-synchronization of independent domain clocks after powerdown to enable fast system start-up patent December 2003
Error correction coding of data blocks with included parity bits patent January 2004
High speed DVD error correction engine patent April 2004
Method and systems for flow control of transmissions over channel-based switched fabric connections patent May 2004
Network DMA method patent August 2004
Automatic byte swap and alignment for descriptor-based direct memory access data transfers patent September 2004
Dynamic request priority arbitration patent April 2005
Method for delivering packet boundary or other metadata to and from a device using direct memory controller patent May 2005
Method and system for operation of a resilient closed communication network without a dedicated protection network segment patent May 2005
Multiple-capture DFT system for scan-based integrated circuits patent October 2005
Single-step processing and selecting debugging modes patent January 2006
Binary tree arbitration system and method using embedded logic structure for controlling flag direction in multi-level arbiter node patent February 2006
System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment patent June 2006
Method and apparatus of allocating minimum and maximum bandwidths on a bus-based communication system patent June 2006
Multilevel fair priority round robin arbiter patent November 2006
Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques patent March 2007
Memory array with precharge control circuit patent July 2007
Token-based active queue management patent October 2007
Method and system for reassembling and parsing packets in a network environment patent November 2007
Method, system, and program for remote resource management patent April 2008
Method and apparatus for weighted fair queuing patent May 2008
Count calibration for synchronous data transfer between clock domains patent July 2008
System and method for providing a thermal shutdown circuit with temperature warning flags patent November 2008
System powered from a local area network cable patent November 2008
Transferring data in a parallel processing environment patent December 2008
Word line driving circuit putting word line into one of high level, low level and high impedance patent December 2008
Coupling integrated circuits in a parallel processing environment patent May 2009
Semiconductor integrated circuit with delay test circuit, and method for testing semiconductor integrated circuit patent November 2009
Mapping memory in a parallel processing environment patent November 2009
Managing power consumption of a graphic apparatus patent April 2010
Multiple protection group codes having maximally recoverable property patent March 2011
Erasure-resilient codes having multiple protection groups patent April 2011
Network Router Integrated onto a Silicon Chip patent-application December 2001
Data synchronization for a test access port patent-application June 2002
Method and system for servicing cache line in response to partial cache line request patent-application July 2002
Method for maintaining cache coherency in software in a shared memory system patent-application July 2002
Cluster-based aggregated switching technique (CAST) for routing data packets and information objects in computer networks patent-application September 2002
Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques patent-application September 2002
Partitioned cache of multiple logical levels with adaptive reconfiguration based on multiple criteria patent-application October 2002
Demarcated digital content and method for creating and processing demarcated digital works patent-application December 2002
Hardware mechanism to improve performance in a multi-node computer system patent-application January 2003
Data processor patent-application February 2003
Apparatus, method and computer system for reducing power consumption of a processor or processors upon occurrence of a failure condition affecting the processor or processors patent-application March 2003
Weighted fair queuing scheduler patent-application March 2003
ASIC BIST controller employing multiple clock domains patent-application April 2003
Distributed processing architecture with scalable processing layers patent-application June 2003
Shared bypass bus structure patent-application August 2003
Method and apparatus for detecting pipeline address conflict using parallel compares of multiple real addresses patent-application September 2003
Method for verifying clock signal frequency of computer sound interface patent-application October 2003
Methods of transmitting data packets without exceeding a maximum queue time period and related devices patent-application December 2003
Partially inclusive snoop filter patent-application January 2004
On chip network with independent logical and physical layers patent-application January 2004
Computer system implementing synchronized broadcast using timestamps patent-application February 2004
Single-step processing and selecting debugging modes patent-application April 2004
Novel massively parallel supercomputer patent-application May 2004
Multi-level and multi-resolution bus arbitration patent-application October 2004
Method and apparatus for local and distributed data memory access ("DMA") control patent-application December 2004
Outer-loop power control for wireless communication systems patent-application January 2005
Multiprocessor node controller circuit and method patent-application March 2005
Flexible DMA descriptor support patent-application April 2005
System and method for conflict responses in a cache coherency protocol with ordering point migration patent-application July 2005
Tables with direct memory access descriptor lists for distributed direct memory access patent-application September 2005
Synchronized storage providing multiple synchronization semantics patent-application November 2005
Ferroelectric memory device and read control method thereof patent-application December 2005
Memory controller patent-application December 2005
System and method for checking validity of data transmission patent-application March 2006
Low latency coherency protocol for a multi-chip multiprocessor system patent-application April 2006
DMA engine for protocol processing patent-application September 2006
Count calibration for synchronous data transfer between clock domains patent-application November 2006
Method and system for fast data access using a memory array patent-application March 2007
Method and apparatus for striping message payload data over a network patent-application June 2007
Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques patent-application July 2007
Queue manager having a multi-level arbitrator patent-application July 2007
Systems and methods for access port ICMP analysis patent-application August 2007
Method, Apparatus, and Computer Program Product for a Cache Coherency Protocol State That Predicts Locations of Modified Memory Blocks patent-application June 2008

Similar Records

Combined group ECC protection and subgroup parity protection
Patent · Tue Jun 18 00:00:00 EDT 2013 · OSTI ID:1241521
+1 more
Combined group ECC protection and subgroup parity protection
Patent · Tue Nov 27 00:00:00 EST 2018 · OSTI ID:1241521
+1 more
Representations of S{sub {infinity}} admissible with respect to Young subgroups
Journal Article · Sat Mar 31 00:00:00 EDT 2012 · Sbornik. Mathematics · OSTI ID:1241521

Related Subjects

97 MATHEMATICS AND COMPUTING
99 GENERAL AND MISCELLANEOUS