Constructing Hardware in a Scale Embedded Language

Bachan, John

Title: Constructing Hardware in a Scale Embedded Language

Full Record
Other Related Research

Abstract

Chisel is a new open-source hardware construction language developed at UC Berkeley that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages. Chisel is embedded in the Scala programming language, which raises the level of hardware design abstraction by providing concepts including object orientation, functional programming, parameterized types, and type inference. From the same source, Chisel can generate a high-speed C++-based cycle-accurate software simulator, or low-level Verilog designed to pass on to standard ASIC or FPGA tools for synthesis and place and route.

Authors:: Bachan, John

Publication Date:: Thu Aug 21 00:00:00 EDT 2014

Research Org.:: Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1231820

Report Number(s):: CHISEL; 003069MLTPL00
R&D Project: KRD1221; 2014-153

DOE Contract Number:: AC02-05CH11231

Resource Type:: Software

Software Revision:: 00

Software Package Number:: 003069

Software Package Contents:: Open Source Software package available from Lawrence Berkeley National Laboratory at the following URL: https://github.com/ucb-bar/chisel/

Software CPU:: MLTPL

Open Source:: Yes

Source Code Available:: Yes

Country of Publication:: United States

Citation Formats


                    Bachan, John. Constructing Hardware in a Scale Embedded Language.  
        Computer software.  https://www.osti.gov//servlets/purl/1231820. Vers. 00. USDOE. 21 Aug. 2014.  
        Web.

Copy to clipboard


                    Bachan, John. (2014, August 21).  Constructing Hardware in a Scale Embedded Language (Version 00) [Computer software].  https://www.osti.gov//servlets/purl/1231820.

Copy to clipboard


                    Bachan, John. Constructing Hardware in a Scale Embedded Language.  
        Computer software.   Version 00. August 21, 2014.  https://www.osti.gov//servlets/purl/1231820.

Copy to clipboard


                    
@misc{osti_1231820,

  title        = {Constructing Hardware in a Scale Embedded Language, Version 00},

  author       = {Bachan, John},

  abstractNote = {Chisel is a new open-source hardware construction language developed at UC Berkeley that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages. Chisel is embedded in the Scala programming language, which raises the level of hardware design abstraction by providing concepts including object orientation, functional programming, parameterized types, and type inference. From the same source, Chisel can generate a high-speed C++-based cycle-accurate software simulator, or low-level Verilog designed to pass on to standard ASIC or FPGA tools for synthesis and place and route.},

    url          = {https://www.osti.gov//servlets/purl/1231820},

  doi          = {},

  url          = {https://www.osti.gov/biblio/1231820},
  year         = {Thu Aug 21 00:00:00 EDT 2014},

  month        = {Thu Aug 21 00:00:00 EDT 2014},

  note         = 

}

Copy to clipboard

Software:

View open source details

Save / Share:

Export Metadata

Save to My Library

Similar records in OSTI.GOV collections:

OpenSoC Fabric

Software

Recent advancements in technology scaling have shown a trend towards greater integration with large-scale chips containing thousands of processors connected to memories and other I/O devices using non-trivial network topologies. Software simulation proves insufficient to study the tradeoffs in such complex systems due to slow execution time, whereas hardware RTL development is too time-consuming. We present OpenSoC Fabric, an on-chip network generation infrastructure which aims to provide a parameterizable and powerful on-chip network generator for evaluating future high performance computing architectures based on SoC technology. OpenSoC Fabric leverages a new hardware DSL, Chisel, which contains powerful abstractions provided by itsmore »« less
View Software
Floating-Point Units and Algorithms for field-programmable gate arrays

Software Underwood, Keith; Hemmert, K.

The software that we are attempting to copyright is a package of floating-point unit descriptions and example algorithm implementations using those units for use in FPGAs. The floating point units are best-in-class implementations of add, multiply, divide, and square root floating-point operations. The algorithm implementations are sample (not highly flexible) implementations of FFT, matrix multiply, matrix vector multiply, and dot product. Together, one could think of the collection as an implementation of parts of the BLAS library or something similar to the FFTW packages (without the flexibility) for FPGAs. Results from this work has been published multiple times and wemore »« less
LBNL LLRF Controls Suite

Software Doolittle, Lawrence

This package provides a complete set of FPGA logic and driver software for the LBNL Interim SNS (Spallation Neutron Source) LLRF (Low Level Radio Frequency) cavity control system, plus a hardware-software cosimulation framework that can demonstrate correct operation of the code. The controls are organized in a traditional three-tier layout. Tier 1 (hardware access): Verilog code targeted at the XC2S15O FPGA that lies at the center of the custom hardware, Includes a direct digital frequency synthesizer (DDS), a low-latency vector PI feedback control loop, four-channel vector waveform capture, and support for on-board housekeeping circuitry. Tier 2 (network presentation): C codemore »« less
SODA: a New Synthesis Infrastructure for Agile Hardware Design of Machine Learning Accelerators

Conference Minutoli, Marco; Castellana, Vito; Tan, Cheng; ...

Next generation systems, such as edge devices, will have to provide efficient processing of machine learning (ML) algorithms along several metrics, including energy, performance, area, and latency. However, the quickly evolving field of ML makes it extremely difficult to generate accelerators able to support a wide variety of algorithms. At the same time, designing accelerators in hardware description languages (HDLs) by hand is hard and time consuming, and does not allow quick exploration of the design space. This paper discusses the SODA synthesizer, an automated open source high-level ML framework-to-Verilog compiler targeting ML Application-Specific Integrated Circuits (ASICs) chiplets based onmore »« less
Three-phase Four-leg Inverter LabVIEW FPGA Control Code

Software

In the area of power electronics control, Field Programmable Gate Arrays (FPGAs) have the capability to outperform their Digital Signal Processor (DSP) counterparts due to the FPGA’s ability to implement true parallel processing and therefore facilitate higher switching frequencies, higher control bandwidth, and/or enhanced functionality. National Instruments (NI) has developed two platforms, Compact RIO (cRIO) and Single Board RIO (sbRIO), which combine a real-time processor with an FPGA. The FPGA can be programmed with a subset of the well-known LabVIEW graphical programming language. The use of cRIO and sbRIO for power electronics control has developed over the last few yearsmore »« less

Similar Records