skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Efficiency of static core turn-off in a system-on-a-chip with variation

Patent ·
OSTI ID:1107625

A processor-implemented method for improving efficiency of a static core turn-off in a multi-core processor with variation, the method comprising: conducting via a simulation a turn-off analysis of the multi-core processor at the multi-core processor's design stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's design stage includes a first output corresponding to a first multi-core processor core to turn off; conducting a turn-off analysis of the multi-core processor at the multi-core processor's testing stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's testing stage includes a second output corresponding to a second multi-core processor core to turn off; comparing the first output and the second output to determine if the first output is referring to the same core to turn off as the second output; outputting a third output corresponding to the first multi-core processor core if the first output and the second output are both referring to the same core to turn off.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,571,847
Application Number:
12/727,984
OSTI ID:
1107625
Country of Publication:
United States
Language:
English

References (13)

A comprehensive model of PMOS NBTI degradation journal January 2005
Electronic apparatus having a software controlled power switch patent January 1999
Cooling system for computer systems patent-application December 2004
Method of predicting microprocessor lifetime reliability using architecture-level structure-aware techniques patent December 2008
Test device and method for testing stability of computer patent March 2010
Fault detection for loss of feeback in forced switching power supplies with power factor correction patent October 2008
Multiple Core Data Processor with Usage Monitoring patent-application October 2011
Controlling power consumption of at least one computer system patent September 2007
A critical examination of the mechanics of dynamic NBTI for PMOSFETs conference January 2003
Cooling system for computer systems patent December 2007
Method for extending lifetime reliability of digital logic devices through reversal of aging mechanisms patent February 2009
Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si- SiO 2 interface journal February 1995
Fault detection for loss of feedback in forced switching power supplies patent July 2012