skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Method and apparatus for low power analog-to-digital conversion

Patent ·
OSTI ID:1107572
;

A method and apparatus for analog-to-digital conversion. An Analog-to-Digital Converter (ADC) includes M ADC.sub.j, j=1, 2, . . . , M. Each ADC.sub.j comprises a number of cells each of which comprises a first switch, a second switch, a current sink and an inverter. An inverter of a cell in an ADC.sub.j changes state in response to a current associate with an input signal of the ADC.sub.j exceeding a threshold, thus switching on the next cell. Each ADC.sub.j is enabled to perform analog-to-digital conversion on a residual current of a previous ADC.sub.j-1 after the previous ADC.sub.j-1 has completed its analog-to-digital conversion and has been disabled.

Research Organization:
Brookhaven National Laboratory (BNL), Upton, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC02-98CH10886
Assignee:
Brookhaven Science Associates, LLC (Upton, NY)
Patent Number(s):
8,547,271
Application Number:
13/474,060
OSTI ID:
1107572
Country of Publication:
United States
Language:
English

References (16)

Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC based on a mismatch-insensitive MDAC conference May 2008
An 11.1 mW 42 MS/s 10 b ADC With Two-Step Settling in 0.18 $\mu$m CMOS journal February 2010
A 10 MS/s 11-bit 0.19 mm$^{2}$ Algorithmic ADC With Improved Clocking Scheme journal September 2009
A low power 12-bit and 25-MS/s pipelined ADC for the ILC / ECAL integrated readout
  • Rarbi, Fatah; Dzahini, Daniel; Gallin-Martel, Laurent
  • 2008 IEEE Nuclear Science Symposium and Medical Imaging conference (2008 NSS/MIC), 2008 IEEE Nuclear Science Symposium Conference Record https://doi.org/10.1109/NSSMIC.2008.4774699
conference October 2008
Current amplifier and current mode analog/digital converter using the same patent October 1999
Method and apparatus for current-mode ADC patent May 2010
Sample and hold circuit and active pixel sensor array sampling system utilizing same patent June 2008
A cost-efficient high-speed 12-bit pipeline ADC in 0.18-/spl mu/m digital CMOS journal July 2005
A 12-bit fully differential 2MS/s successive approximation analog-to-digital converter with reduced power consumption
  • Davidovic, M.; Zach, G.; Zimmermann, H.
  • 2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems https://doi.org/10.1109/DDECS.2010.5491744
conference April 2010
Analog-to-digital converter survey and analysis journal April 1999
A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC journal November 2010
A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC journal December 2009
Method and apparatus for clockless analog-to-digital conversion and peak detection patent March 2007
A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC journal October 2009
A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s journal May 2010
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure journal April 2010

Similar Records

Method and apparatus for clockless analog-to-digital conversion and peak detection
Patent · Tue Mar 06 00:00:00 EST 2007 · OSTI ID:1107572
High-Speed, High-Resolution Analog Waveform Sampling in VLSI Technology
Technical Report · Tue Oct 13 00:00:00 EDT 1998 · OSTI ID:1107572
Optical domain analog to digital conversion methods and apparatus
Patent · Tue May 13 00:00:00 EDT 2014 · OSTI ID:1107572

Related Subjects

42 ENGINEERING