FPGA-Based Self-Calibrating Time-to-Digital Converter for Time-of-Flight Experiments
We describe the architecture of a FPGA-based self-calibrating Time to Digital Converter (TDC), specifically intended to measure the width of an input pulse. The configuration consists of two controllable ring oscillators with a very small difference in their frequencies, wherein this difference determines the achievable resolution. The calibration scheme relies on an accurate pulse-generator or external crystal-oscillator to provide a stable calibration pulse for the system. We implemented the TDC on an Altera Stratix II device where we measured a Least Significant Bit of 41 ps (an RMS resolution of 11.8 ps). We present details of the methods used to calibrate the TDC, the characterization process, and discuss the effects of variations in temperature and voltage.
- Research Organization:
- Brookhaven National Lab. (BNL), Upton, NY (United States)
- Sponsoring Organization:
- USDOE SC OFFICE OF SCIENCE (SC)
- DOE Contract Number:
- DE-AC02-98CH10886
- OSTI ID:
- 1040176
- Report Number(s):
- BNL-90516-2009-JA; IETNAE; R&D Project: PO24; KA0404; TRN: US1202337
- Journal Information:
- IEEE Transactions on Nuclear Science, Vol. 56, Issue 4; ISSN 0018-9499
- Country of Publication:
- United States
- Language:
- English
Similar Records
An 8.8 ps RMS Resolution Time-To-Digital Converter Implemented in a 60 nm FPGA with Real-Time Temperature Correction
An FPGA Wave Union TDC for Time-of-Flight Applications