skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Integrated performance and dependability analysis using the advanced design environment prototype tool ADEPT

Conference ·
OSTI ID:101933

The Advanced Design Environment Prototype Tool (ADEPT) is an evolving integrated design environment which supports both performance and dependability analysis. ADEPT models are constructed using a collection of predefined library elements, called ADEPT modules. Each ADEPT module has an unambiguous mathematical definition in the form of a Colored Petri Net (CPN) and a corresponding Very High Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL) description. As a result, both simulation-based and analytical approaches for analysis can be employed. The focus of this paper is on dependability modeling and analysis using ADEPT. We present the simulation based approach to dependability analysis using ADEPT and an approach to integrating ADEPT and the Reliability Estimation System Testbed (REST) engine developed at NASA. We also present analytical techniques to extract the dependability characteristics of a system from the CPN definitions of the modules, in order to generate alternate models such as Markov models and fault trees.

OSTI ID:
101933
Report Number(s):
AIAA-Paper-95-0999; CONF-9503168-; TRN: 9590671
Resource Relation:
Conference: 10. American Institute of Aeronautics and Astronautics (AIAA) conference on computing and aerospae, San Antonio, TX (United States), 28-30 Mar 1995; Other Information: PBD: 1995; Related Information: Is Part Of AIAA Computing in Aerospace 10, San Antonio, TX, March 28-30, 1995; PB: 711 p.
Country of Publication:
United States
Language:
English

Similar Records

Simulating total-dose and dose-rate effects on digital microelectronics timing delays using VHDL
Journal Article · Fri Dec 01 00:00:00 EST 1995 · IEEE Transactions on Nuclear Science · OSTI ID:101933

Triggering Klystrons
Technical Report · Wed Aug 25 00:00:00 EDT 2010 · OSTI ID:101933

Support for development of a custom VLSI and FPGA logic chips based on a VHDL top-down design approach. Final report
Technical Report · Wed Jun 01 00:00:00 EDT 1994 · OSTI ID:101933