A new ATLAS muon CSC readout system with system on chip technology on ATCA platform

Claus, R.

doi:10.1016/j.nima.2015.10.059

Title: A new ATLAS muon CSC readout system with system on chip technology on ATCA platform

Full Record
Other Related Research

Abstract

The ATLAS muon Cathode Strip Chamber (CSC) back-end readout system has been upgraded during the LHC 2013-2015 shutdown to be able to handle the higher Level-1 trigger rate of 100 kHz and the higher occupancy at Run 2 luminosity. The readout design is based on the Reconfiguration Cluster Element (RCE) concept for high bandwidth generic DAQ implemented on the ATCA platform. The RCE design is based on the new System on Chip Xilinx Zynq series with a processor-centric architecture with ARM processor embedded in FPGA fabric and high speed I/O resources together with auxiliary memories to form a versatile DAQ building block that can host applications tapping into both software and firmware resources. The Cluster on Board (COB) ATCA carrier hosts RCE mezzanines and an embedded Fulcrum network switch to form an online DAQ processing cluster. More compact firmware solutions on the Zynq for G-link, S-link and TTC allowed the full system of 320 G-links from the 32 chambers to be processed by 6 COBs in one ATCA shelf through software waveform feature extraction to output 32 S-links. Furthermore, the full system was installed in Sept. 2014. We will present the RCE/COB design concept, the firmware and software processing architecture,more »« less

Authors:

Claus, R. ^[1]

SLAC National Accelerator Lab., Menlo Park, CA (United States)

Publication Date:: Fri Oct 23 00:00:00 EDT 2015

Research Org.:: SLAC National Accelerator Laboratory (SLAC), Menlo Park, CA (United States)

Sponsoring Org.:: USDOE Office of Science (SC), High Energy Physics (HEP)

OSTI Identifier:: 1224681

Alternate Identifier(s):: OSTI ID: 1251275

Report Number(s):: SLAC-PUB-16420
Journal ID: ISSN 0168-9002; PII: S0168900215012711

Grant/Contract Number:: AC02-76SF00515; SC0012704

Resource Type:: Accepted Manuscript

Journal Name:: Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment

Additional Journal Information:: Journal Volume: 824; Journal Issue: C; Conference: Presented at the 13th Pisa Meeting on Advanced Detectors: Frontier Detectors for Frontier Physics, Livorno (Italy), 24-30 May 2015; Journal ID: ISSN 0168-9002

Publisher:: Elsevier

Country of Publication:: United States

Language:: English

Subject:: 46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND TECHNOLOGY; ATLAS; cathode strip chamber; data acquisition; DAQ

Citation Formats


                    Claus, R. A new ATLAS muon CSC readout system with system on chip technology on ATCA platform.  United States: N. p., 2015. 
Web.  doi:10.1016/j.nima.2015.10.059.

Copy to clipboard


                    Claus, R. A new ATLAS muon CSC readout system with system on chip technology on ATCA platform.  United States.  https://doi.org/10.1016/j.nima.2015.10.059

Copy to clipboard


                    Claus, R. Fri .  
"A new ATLAS muon CSC readout system with system on chip technology on ATCA platform".  United States.  https://doi.org/10.1016/j.nima.2015.10.059.  https://www.osti.gov/servlets/purl/1224681.

Copy to clipboard


                    
@article{osti_1224681,

  title        = {A new ATLAS muon CSC readout system with system on chip technology on ATCA platform},

  author       = {Claus, R.},

  abstractNote = {The ATLAS muon Cathode Strip Chamber (CSC) back-end readout system has been upgraded during the LHC 2013-2015 shutdown to be able to handle the higher Level-1 trigger rate of 100 kHz and the higher occupancy at Run 2 luminosity. The readout design is based on the Reconfiguration Cluster Element (RCE) concept for high bandwidth generic DAQ implemented on the ATCA platform. The RCE design is based on the new System on Chip Xilinx Zynq series with a processor-centric architecture with ARM processor embedded in FPGA fabric and high speed I/O resources together with auxiliary memories to form a versatile DAQ building block that can host applications tapping into both software and firmware resources. The Cluster on Board (COB) ATCA carrier hosts RCE mezzanines and an embedded Fulcrum network switch to form an online DAQ processing cluster. More compact firmware solutions on the Zynq for G-link, S-link and TTC allowed the full system of 320 G-links from the 32 chambers to be processed by 6 COBs in one ATCA shelf through software waveform feature extraction to output 32 S-links. Furthermore, the full system was installed in Sept. 2014. We will present the RCE/COB design concept, the firmware and software processing architecture, and the experience from the intense commissioning towards LHC Run 2.},

  doi          = {10.1016/j.nima.2015.10.059},

  journal      = {Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment},

  number       = C,

  volume       = 824,

  place        = {United States},

  year         = {Fri Oct 23 00:00:00 EDT 2015},

  month        = {Fri Oct 23 00:00:00 EDT 2015}

}

Copy to clipboard

Journal Article:

Free Publicly Available Full Text

Accepted Manuscript (Publisher)

Accepted Manuscript (DOE)

Publisher's Version of Record

https://doi.org/10.1016/j.nima.2015.10.059

Other availability

Search WorldCat to find libraries that may hold this journal

Citation Metrics:

Cited by: 2 works

Citation information provided by
Web of Science

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE PAGES and OSTI.GOV collections:

A new ATLAS muon CSC readout system with system on chip technology on ATCA platform

Journal Article Bartoldus, R. ; Claus, R. ; Garelli, N. ; ... - Journal of Instrumentation

The ATLAS muon Cathode Strip Chamber (CSC) backend readout system has been upgraded during the LHC 2013-2015 shutdown to be able to handle the higher Level-1 trigger rate of 100 kHz and the higher occupancy at Run-2 luminosity. The readout design is based on the Reconfigurable Cluster Element (RCE) concept for high bandwidth generic DAQ implemented on the Advanced Telecommunication Computing Architecture (ATCA) platform. The RCE design is based on the new System on Chip XILINX ZYNQ series with a processor-centric architecture with ARM processor embedded in FPGA fabric and high speed I/O resources. Together with auxiliary memories, all ofmore »« less
Cited by 3
https://doi.org/10.1088/1748-0221/11/01/C01059

Full Text Available
Design of the SLAC RCE Platform: A General Purpose ATCA Based Data Acquisition System

Conference Herbst, R. ; Claus, R. ; Freytag, M. ; ...

The SLAC RCE platform is a general purpose clustered data acquisition system implemented on a custom ATCA compliant blade, called the Cluster On Board (COB). The core of the system is the Reconfigurable Cluster Element (RCE), which is a system-on-chip design based upon the Xilinx Zynq family of FPGAs, mounted on custom COB daughter-boards. The Zynq architecture couples a dual core ARM Cortex A9 based processor with a high performance 28nm FPGA. The RCE has 12 external general purpose bi-directional high speed links, each supporting serial rates of up to 12Gbps. 8 RCE nodes are included on a COB, eachmore »« less
Full Text Available
Prototype Design of Global Common Module for ATLAS Experiment’s Phase-II Upgrade

Journal Article Tang, Shaochun ; Bonini, F. ; Begel, M. ; ... - IEEE Transactions on Nuclear Science

A new Global Trigger subsystem will be installed in the Level-0 Trigger as part of HL-LHC Upgrade of ATLAS during the upcoming Long-Shutdown 3. It will feature new and improved trigger hardware and algorithms, and an increased maximum output rate of 1 MHz. The Global Trigger will run offline-like trigger algorithms on full-granularity data, gathered from several sub-detectors and trigger-processing subsystems. A single Global Common Module (GCM) hardware is implemented across the Global Trigger system to be used as Multiplexer Processor, Global Event Processor and CTP Interface (gCTPi). This common hardware platform method will minimize the complexity of the firmwaremore »« less
https://doi.org/10.1109/tns.2023.3302158
Development of flexible, scalable, low cost readout for beam tests of the high granularity calorimeter for the CMS endcap

Conference Rubinov, P.

As part of the development of the High Granularity Calorimeter for the CMS Endcap at HL-LHC, The CMS collaboration is conducting a comprehensive series of beam tests. The first beam test, with a single HGC module was carried out in March of 2016 at the Fermilab Test Beam Facility, continuing to a 16 module test in July of 2016. We describe here the development of a low cost readout system that is simple to implement and is able to grow with the system under test. The system is based on the low cost Zynq SoC that allows simple DAQ developmentmore »« less
https://doi.org/10.1109/NSSMIC.2016.8069667

Full Text Available
The implementation of Global Feature EXtractor (gFEX) - the ATLAS Calorimeter Level 1 Trigger system for LHC Run-3 upgrade

Journal Article Tang, S. ; Begel, M. ; Chen, H. ; ... - Journal of Instrumentation

As part of the ATLAS Phase-I Upgrade, the global Feature EXtractor (gFEX) is one of several hardware modules designed to help maintain the ATLAS Level-1 trigger acceptance rate with the increasing Large Hadron Collider (LHC) luminosity and the increasing Pile-Up conditions. The gFEX is used to identify patterns of energy associated with the hadronic decays of high momentum Higgs, W & Z bosons, top quarks, and exotic particles in real time at the 40 MHz LHC bunch crossing rate. The board is required to receive coarse-granularity (Δη×Δphiv = 0.2×0.2 gTower) information from the entire ATLAS calorimeters on 276 optical fibers.more »« less
Cited by 1
https://doi.org/10.1088/1748-0221/13/07/P07010

Full Text Available

Similar Records