- Scheduling of Synchronous Data Flow Models on Scratchpad Memory Based Embedded Processors
- A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures
- Compilation of Stream Programs for Multicore Processors that incorporate Scratchpad Memories
- An Automated Technique for Topology and Route Generation of Application Specific On-Chip
- Approximation Algorithm for Process Mapping on Network Processor Architectures1
- Maximizing Performance of Thermally Constrained Multi-core Processors by Dynamic Voltage and Frequency
- Performance Modeling and Tradeoff Analysis During Rapid Prototyping'
- Power Reduction via Macroblock Prioritization for Power Aware H.264 Video Applications
- INTEGRATION, the VLSI journal 40 (2007) 326354 Integer linear programming and heuristic techniques for system-level
- RECOD: A Retiming Heuristic To Optimize Resource And Memory Utilization in HW SW Codesigns
- An Iterative Algorithm for Partitioning and Scheduling of Area Constrained HW-SW Systems
- Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are
- A Technique for Verification of Race Conditions in Real-time Systems Nagendar Telkar, Karam S. Chatha, Yann-Hang Lee, Gerald Gannod, and Eric Wong
- An ILP Formulation for System-Level Application Mapping on Network Processor Architectures1
- Design of an Automatic Target Recognition Algorithm on the IBM Cell Broadband Engine
- SAGA: Synthesis Technique for Guaranteed Throughput NoC Architectures
- System-level Design Techniques for Throughput and Power Optimization of Multiprocessor SoC Architectures
- A Power and Performance Model for Network-on-Chip Architectures Nilanjan Banerjee, Praveen Vellanki and Karam S. Chatha,
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 4, APRIL 2006 407 Linear-Programming-Based Techniques for Synthesis
- A Tool for Partitioning and Pipelined Scheduling of Hardware-Software Systems *
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 8, AUGUST 2008 1425 Automated Techniques for Synthesis of
- Performance and Resource Optimization of NoC Router Architecture for Master and Slave IP Cores1
- A Lightweight Run-time Scheduler for Multitasking Multicore Stream Applications
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS, VOL. V, NO. N, 201X 1 Performance Optimal Online DVFS and Task
- ILP and Heuristic Techniques for System-Level Design on Network
- System-level Thermal Aware Design of Applications with Uncertain Execution Time
- Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures
- ARIA: An Adaptive and Programmable Media-flow Architecture for Interactive Arts
- Layout Aware Design of Mesh based NoC Architectures Krishnan Srinivasan
- Automated Techniques for Energy Efficient Scheduling on Homogeneous and Heterogeneous Chip Multi-processor Architectures
- Efficient Stream Routing in Quality-and Resource-Adaptive Flow Architectures
- Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures
- A Scalable Parallel H.264 Decoder on the Cell Broadband Engine Architecture
- Modular Design of Media Retrieval Workflows , Gisik Kwon1
- A Performance Model and Code Overlay Generator for Scratchpad Enhanced Embedded Processors
- Optimization of Media Processing Workflows with Adaptive Operator Behaviors
- 674 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 5, MAY 2009 Design of Network-on-Chip Architectures With a
- Scheduling of Stream Programs onto SPM Enhanced Processors with Code Overlay
- Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures
- Vulnerabilities of PKI based SmartcardsI Partha Dasgupta, Karmvir Chatha, and Sandeep K. S. Gupta
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 3, JUNE 2002 193 HardwareSoftware Partitioning and Pipelined
- Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms
- System Level Methodology for Programming CMP based Multi-threaded Network Processor Architectures
- Throughput Optimal Task Allocation under Thermal Constraints for Multi-core Processors
- A technique for throughput and register optimization during resource constrained pipelined scheduling
- Design Automation for Embedded Systems, 5, 281293 (2000) c 2000 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures
- : A Genetic Algorithm based Technique for Custom On-Chip Interconnection Network Synthesis
- A Technique for Energy Versus Quality of Service Trade-off for MPEG-2 Decoder
- Approximation Algorithm for the Temperature-aware Scheduling Problem
- INTEGRATION, the VLSI journal 38 (2005) 353382 Quality-of-service and error control techniques for mesh-based
- Thermal aware task sequencing on embedded processors Sushu Zhang and Karam S. Chatha
- A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures
- A Holistic Approach to Network-on-Chip Synthesis Glenn Leary and Karam S. Chatha
- Automated Technique for Design of NoC with Minimal Communication Latency1
- Smart Driver for Power Reduction in Next Generation Bistable Electrophoretic Display Technology
- Approximation Algorithms for Power Minimization of Earliest Deadline First and Rate Monotonic Schedules
- Design of NoC for SoC with Multiple Use Cases Requiring Guaranteed Performance1
