- Capacitive Ionic Current Measurement in a Polymer-Electrolyte Transistor
- Synthesis of asynchronous control circuits with automatically generated relative timing assumptions
- Automatic Synthesis of Computation Interference Constraints for Relative Timing Verification
- Bandwidth Optimization in Asynchronous NoCs by Customizing Link Wire Length
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2002 109 Lazy Transition Systems and Asynchronous Circuit
- A MATHEMATICAL APPROACH TO A LOW POWER FFT ARCHITECTURE Kenneth S. Stevens
- Abstract--Congruent weak conformance is a property between formal models capturing the desired relationship between a
- Energy and Performance Models for Clocked and Asynchronous Communication Kenneth S. Stevens
- CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder
- Relative Timing Based Verification of Timed Circuits and Systems Hoshik Kim
- Algorithms for MIS Vector Generation and Pruning Kenneth S. Stevens
- TOTAL IONIZING DOSE CHARACTERIZATION OF A COMMERCIALLY FABRICATED ASYNCHRONOUS FFT FOR SPACE APPLICATIONS*
- Dynamic Response Characteristics of a Novel Electrolyte Michael C. Hollenbeck1,2
- Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
- Control Network Generator For Latency Insensitive Designs Eliyah Kilada, Kenneth S. Stevens
- Modeling and Verifying Circuits Using Generalized Relative Timing Sanjit A. Seshia Randal E. Bryant
- FMGALS 2007 Elastic Flow in an Application Specific
- Scalable Asynchronous Hardware Protocol Verification for Compositions with Relative Timing
- Synchronous Elasticization: Considerations For Correct Implementation and MiniMIPS Case Study
- Clocked and Asynchronous FIFO Characterization and Comparison
- The Future of Formal Methods and GALS Design
- Enhanced SDC Support for Relative Timing Designs Introduction and Motivation
- Characterization of Asynchronous Templates for Integration into Clocked CAD Flows
- Power Reduction Through Physical Placement of Asynchronous Routers Daniel Gebhardt and Kenneth Stevens
- Fractional-Order Signal Processing using a Polymer-Electrolyte Transistor Robert L. Ewing1
- The Family of 4-phase Latch Protocols Graham Birtwistle
- Network Simplicity for Latency Insensitive Cores Daniel Gebhardt, JunBok You, W. Scott Lee, Kenneth S. Stevens
- FMGALS 2007 Performance Evaluation of Elastic GALS
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 1, FEBRUARY 2003 129 Relative Timing
- Fsimac: A Fault Simulator for Asynchronous Sequential Circuits Susmita Sur-Kolay
- Relative Timing Ken Stevens
- MULTIRATE AS A HARDWARE PARADIGM B. W. Suter
- DESIGNING PARALLEL SPECIFICATIONS IN CCS Ken Stevens, John Aldwinckle, Graham Birtwistle, Ying Liu,
- TESTING THE CONSEQUENCES OF SPECIFICATIONS IN THE MODAL -CALCULUS
- The Architecture of Judy M. Anderson, William S. Coates, Alan L. Davis, Robert W Hon,
- CAD Directions for High Performance Asynchronous Circuits Ken Stevens1, Shai Rotem1, Steven M. Burns1, Jordi Cortadella2,
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 5, MAY 2009 1 Radiation Hardening by Design of Asynchronous
- Dynamic Gates with Hysteresis and Configurable Noise Tolerance Krishna Santhanam Kenneth S. Stevens
- !"$#%&$')(10324 6557&(829 #@& A ')CBEDF7HGPIQH032SRT A ' 4BVUW2S(1XYa`b ')5cIFde(fdgY 0h
- Concurrency Reduction of Untimed Latch Protocols Theory and Practice
