- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 6, JUNE 2007 1 The Effect of the System Specification on the Optimal
- High-speed Binary Adder Based on the bit pair(ai,b i )truth table, the carry propagatep i and carry generate gi have dominated the carry-look-
- 1636 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 11, NOVEMBER 2001 Sub-500-ps 64-b ALUs in 0.18-m SOI/Bulk CMOS
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 5, MAY 2003 689 A 4-GHz 130-nm Address Generation Unit With
- 778 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 5, OCTOBER 2003 Optimization of Scannable Latches for Low Energy
