- Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are
- Canary Replica Feedback for Near-DRV Standby VDD Scaling in a 90nm SRAM
- 290 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 57, NO. 4, APRIL 2010 An Energy-Efficient Subthreshold Level
- Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design
- Minimizing Offset for Latching Voltage-Mode Sense Amplifiers for Sub-threshold Operation
- 300 2005 IEEE International Solid-State Circuits Conference 0-7803-8904-2/05/$20.00 2005 IEEE. ISSCC 2005 / SESSION 16 / CLOCK DISTRIBUTION AND POWER MANAGEMENT / 16.5
- Subthreshold Circuit Design with Shrinking CMOS Devices
- 238 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 1, JANUARY 2006 Ultra-Dynamic Voltage Scaling (UDVS) Using
- Serial Sub-threshold Circuits for Ultra-Low-Power Systems Sudhanshu Khanna and Benton H. Calhoun
- Fast Algorithm for Clock Grid Simulation P. Sotiriadis1
- Design Considerations for Ultra-Low Energy Wireless Microsensor Nodes
- 680 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 3, MARCH 2007 A 256-kb 65-nm Sub-threshold SRAM Design for
- Analyzing and Modeling Process Balance for Sub-threshold Circuit Design
- quirements for Widespread Adoption" sidebar describes. These challenges have far-reaching implications but offer
- 2514 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 11, NOVEMBER 2008 Techniques to Extend Canary-Based Standby VDD
- Digital Circuit Design Challenges and Opportunities
- Asymmetric Sizing in a 45nm 5T SRAM to Improve Read Stability over 6T
- A 2.6-W Sub-threshold Mixed-signal ECG SoC S. C. Jocke1
- Mobile Health Monitoring Through Biotelemetry Andrew D. Jurik, Jonathan F. Bolus,
- Sub-threshold Operation and Cross-Hierarchy Design for Ultra Low Power Wearable Sensors
- Subthreshold Operation and Cross Hierarchy Design for Ultra LowHierarchy Design for Ultra Low
- Abstract--Dynamic voltage scaling (DVS) provides power savings for systems with varying performance requirements.
- Minimizing Offset for Latching Voltage-Mode Sense Amplifiers
- Statistical Modeling for the Minimum Standby Supply Voltage of a Full SRAM Array
- Sub-Threshold Design: The Challenges of Minimizing Circuit Energy
- Sub-Threshold Design: The Challenges of Minimizing Circuit Energy
- Device Sizing for Minimum Energy Operation in Subthreshold Circuits Benton H. Calhoun, Alice Wang, and Anantha Chandrakasan
- Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are
- Abstract--The energy efficiency of a CMOS architecture processing dynamic workloads directly affects its ability to
- 1504 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 Standby Power Reduction Using Dynamic Voltage
- Analyzing Static and Dynamic Write Margin for Nanometer SRAMs
- 818 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 5, MAY 2004 A Leakage Reduction Methodology
- 1778 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 9, SEPTEMBER 2005 Modeling and Sizing for Minimum Energy Operation
- Micropower Wireless Sensors A. Chandrakasan*, N. Verma*, J. Kwong*, D. Daly*, N. Ickes*, D. Finchelstein*, B. Calhoun**
- Abstract -A designer's intent and knowledge about the critical issues and trade-offs underlying a custom circuit design are
- Sub-threshold Circuit Design with Shrinking CMOS Devices
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 7, JULY 2006 1673 Static Noise Margin Variation for Sub-threshold
- Analyzing Static and Dynamic Write Margin for Nanometer
- Analyzing Static Noise Margin for Sub-threshold SRAM in 65nm CMOS
- Flexible Circuits and Architectures for
- Standby Voltage Scaling for Reduced Power B. Calhoun, A. Chandrakasan
- 628 2006 IEEE International Solid-State Circuits Conference ISSCC 2006 / SESSION 34 / SRAM / 34.4
