- Electrical Integrity of MOS Devices in Laser Annealed 3D IC Structures B. Rajendran, R. S. Shenoy, M. O. Thompson1
- Subpicosecond jitter in picosecond electron bunches K. Ioakeimidia)
- Noise in Sub 100nm Transistors and Nanostructures
- Noise in Sub 100nm Transistors and Nanostructures
- Noise in Sub 100nm Transistors and Nanostructures
- Prospect For High Brightness III-Nitride Electron Emitter Francisco Machuca. Y. Sun, Z. Liu, K. Ioakeimidi, P. Pianetta, R.F.W. Pease
- I. INTRODUCTION One of the main factors that limit the performance of
- Prior Method M. W. Geis et al, "Crystallographic orientation of silicon on an amorphous substrate using an artificial surface-
- 2000 SRC/DARPA Annual Review -Research Network for Advanced Lithography Stanford University Task 460.#3
- Meterortimelimit 6amto4pm(M-F)
- 336 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 1, JANUARY 2005 Photoelectronic Analog-to-Digital Conversion
- Photoelectronic analog-to-digital conversion using miniature electron optics: Basic design considerations
- LAVAMAC Report LAser strobed Vacuum Assisted
- Advanced Reticle Symposium 2000 Pease Group, Stanford UniversityPease Group, Stanford University
- Noise in Sub 100nm Transistors and Nanostructures
- Thermal Simulation of Laser Annealing for 3D Integration B. Rajendran, S. H. Jain1
- 1136 Journal of The Electrochemical Society, 147 (3) 1136-1140 (2000) S0013-4651(99)08-085-4 CCC: $7.00 The Electrochemical Society, Inc.
- DARPA Report Summer 2002
- Modeling Resist Heating in Mask Fabrication using a Multi-layer Green's Function Approach.
- Analytical Modeling and Experimental Verification of Resist Heating in Mask Fabrication
- Miniature traveling wave deflection for electron beam analog to digital conversion Rafael Aldana a
- CMOS transistor processing compatible with monolithic 3-D Integration B. Rajendran, R. S. Shenoy1
