- AREA-EFFICIENT AREA PAD DESIGN FOR HIGH PIN-COUNT CHIPS Louis Luh, John Choma, Jr., and Je rey Draper
- Effective Realization of On-chip Fault-tolerance Utilizing BIST Resources SUMIT DHARAMPAL MEDIRATTA, JEFFREY DRAPER
- Journal of VLSI Signal Processing 40, 7384, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands.
- Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM
- An Area-efficient and Protected Network Interface for Processing-In-Memory Systems
- The Address Translation Unit of the Data-Intensive Architecture (DIVA) Herming Chiueh, Jeffrey Draper, Sumit Mediratta and Jeff Sondeen
- An Area-Efficient Standard-Cell Floating-Point Unit Design for a Processing-In-Memory System
- Implementation of a 256-bit WideWord Processor for the Data-Intensive Architecture (DIVA) Processing-In-Memory (PIM) Chip
- Floating-Point Division and Square Root Implementation using a
- Performance Analysis of User-Level PIM Communication in the Data IntensiVe Architecture
- A Fast, Simple Router for the Data-Intensive Architecture (DIVA) System Chang Woo Kang and Jeffrey Draper
- A Double-Data Rate (DDR) Processing-in-Memory (PIM) Device with WideWord
- Floating-Point Division and Square Root Implementation using a
- Achieving On-chip Fault-tolerance Utilizing BIST Resources SUMIT DHARAMPAL MEDIRATTA, JEFFREY DRAPER
- Analog Integrated Circuits and Signal Processing, 36, 175181, 2003 c 2003 Kluwer Academic Publishers. Manufactured in The Netherlands.
- A programmable thermal management interface circuit for PowerPC systems
- Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers
- The Effect of Design Parameters on Single-Event Upset Sensitivity of MOS Current Mode Logic
- Parallel Double Error Correcting Code Design to Mitigate Multi-Bit Upsets in SRAMs
- DEC ECC Design to Improve Memory Reliability in Sub-100nm Technologies
- SINGLE-EVENT EFFECTS CHARACTERIZATION AND SOFT ERROR MITIGATION IN 90nm COMMERCIAL-DENSITY SRAMs
- Precise Exception Handling in Discontinuous Control Flow Scenarios for Area-Constrained Systems
- 3051-4244-1176-9/07/$25.00 2007 IEEE. Floating-Point Division and Square Root using a
- 11101-4244-1176-9/07/$25.00 2007 IEEE. Standard Cell based Pseudo-Random Clock Generator
- Characterization of a Fault-tolerant NoC Router Sumit Dharampal Mediratta, Jeffrey Draper
- Phase Measurement and Adjustment of Digital Signals Using Random Sampling Technique
- Design Trade-Offs in Floating-Point Unit Implementation for Embedded and Processing-In-
- An Area-Efficient Router for the Data-Intensive Architecture (DIVA) System Sumit Mediratta, Jeff Sondeen, Jeffrey Draper
- Low-Power Sequential Access Memory Design Joong-Seok Moon1
- Presented at APCCAS98, Nov. 24-27, 1998, Chiangmai, Thailand Page 1 of 4
- A High-Speed Fully Differential Current Switch Louis Luh John Choma, Jr.
- A THERMAL EVALUATION OF INTEGRATED CIRCUITS: ON CHIP OFFSET TEMPERATURE MEASUREMENT AND MODELING
- A Continuous-Time Switched-Current Modulator with Reduced Louis Luh John Choma,Jr. Je rey Draper
- 691-4244-1027-4/07/$25.00 2007 IEEE Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router
- PBuf: An On-Chip Packet Transfer Engine for Rashed Zafar Bhatti
- Duty Cycle Measurement and Correction Using a Random Sampling Technique
- A 50-MHZ CONTINUOUS-TIME SWITCHED-CURRENT MODULATOR Louis Luh John Choma, Jr.
- 14611-4244-1176-9/07/$25.00 2007 IEEE. Design Trade-offs for Load/Store Buffers in Embedded
- Communication and Computation", In Proc. of the 19th International Symposium on Computer Architecture, May 1992. [Foster95] I. Foster, Designing and Building Parallel Programs, Addison-Wesley, 1995.
- A 0.18 m IMPLEMENTATION OF A FLOATING-POINT UNIT FOR A PROCESSING-IN-MEMORY SYSTEM
- THE DF-DICE STORAGE ELEMENT FOR IMMUNITY TO SOFT ERRORS
- 11141-4244-1176-9/07/$25.00 2007 IEEE. Figure 1. A typical read and write cycle timing of DDR2.
- 2 Gbps SerDes Design Based on IBM Cu-11 (130nm) Standard Cell Technology
- Multicast Routing with Dynamic Packet Fragmentation Young Hoon Kang
- DF-DICE: A Scalable Solution for Soft Error Tolerant Circuit Design
- Critical Charge and SET Pulse Widths for Combinational Logic in Commercial 90nm CMOS Technology
- Processor Processor Memory Bus PIM PIM PIM
- IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 54, NO. 4, AUGUST 2007 935 Models and Algorithmic Limits for an ECC-Based
- A Continuous-Time Common-Mode Feedback Circuit (CMFB) for High-Impedance Current Mode Application
- Analysis of Soft Error Mitigation Techniques for Register Files in IBM Cu-08 90nm Technology
- On-chip Fault-tolerance Utilizing BIST Resources Sumit Dharampal Mediratta, Jeffrey Draper
- Fault-Tolerant Flow Control in On-Chip Networks Young Hoon Kang, Taek-Jun Kwon, Jeffrey Draper
- Locality-Aware Adaptive Grain Signatures for Transactional Memories Woojin Choi and Jeff Draper
- The 90 nm Double-DICE Storage Element To Reduce Single-Event Upsets
- Implementation of Adaptive Grain Signatures for Transactional Memories
- Squaring Units and a Comparison with Multipliers Aditya Deshpande, Jeff Draper
- Implementing Tree-Based Multicast Routing for Write Invalidation Messages in Networks-on-Chip
- Cubic Ring Networks: A Polymorphic Topology for Network-on-Chip
- A Single-Event Upset Hardening Technique for High Speed MOS Current Mode Logic
