- Automata-Based Assertion-Checker Synthesis of PSL Properties
- Design and Implementation of Error Detection and Correction Circuitry for Multilevel Memory Protection
- Infrastructure for Testing Nodes of a Wireless Sensor Network
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
- A Quality-Driven Design Approach for NoCs
- IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 57, NO. 5, MAY 2008 897 BER Testing of Communication Interfaces
- 1382 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 7, JULY 2006 the resulting global statespace model. Pertinent examples include the
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 6, JUNE 2005 641 GALDS: A Complete Framework for Designing
- Design Verification by Test Vectors and Arithmetic Transform Universal Test Set
- Brief Contributions________________________________________________________________________________ A Deterministic Multivariate Interpolation
- IEEE TRANSACTIONS ON COMPUTERS, VOL. 47, NO. 9, SEPTEMBER 1998 971 Using Decision Diagrams
- 978-1-61284-914-0/11/$26.00 2011 IEEE 591 12th Int'l Symposium on Quality Electronic Design ERAVC: Enhanced Reliability Aware NoC Router
- Challenges in Verifying and Optimizing Fixed-Point Arithmetic-intensive Designs
- Enabling Efficient Post-Silicon Debug by Clustering of Hardware-Assertions
- Airwolf-TG: A Test Generator for Assertion-Based Dynamic Verification
- A Versatile Scheme for the Validation, Testing and Debugging of High Speed Serial Interfaces
- MYGEN : Automata-Based On-line Test Generator for Assertion-Based Verification
- Phase-Locked Loops (PLLs) are versatile modules for synchro-nization and applications such as high-speed serial interfaces in
- Reconfigurable Clock Distribution Circuitry Atanu Chattopadhyay, Zeljko Zilic
- Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis Marc Boule, Jean-Samuel Chenard and Zeljko Zilic
- Efficient Automata-Based Assertion-Checker Synthesis of SEREs for Hardware Emulation
- Efficient Automata-Based Assertion-Checker Synthesis of PSL Properties
- Reference-Based Clock Distribution Architectures Atanu Chattopadhyay
- Structuring Measurements for Modeling and the Deployment of Industrial Wireless Networks
- EXPANDABLE AND ROBUST LABORATORY FOR MICROPROCESSOR SYSTEMS J-S. Chenard, A. U. Khalid, M. Prokic, R. Zhang, K-L. Lim, A. Chattopadhyay and Z. Zilic
- USING MATLAB AND SIMULINK IN A SYSTEMC VERIFICATION ENVIRONMENT
- The Role of Super-fast Transforms in Speeding up Quantum Computations Zeljko Zilic and Katarzyna Radecka
- Arithmetic Transforms for Verifying Compositions of Sequential Datapaths Katarzyna Radecka and Zeljko Zilic
- NEW EMBEDDEDMEMORY ARCHITECTURE FOR ENHANCED YIELD, PERFORMANCE AND POWER CONSUMPTION
- PHASE-ANDDELAY-LOCKED LOOPCLOCKCONTROLIN
- On Feasible Multivariate Polynomial Interpolations over Arbitrary Fields Zcl.jko Zilic Kat>arzyna Radcxka
- Multiple-valued Logic in Zeljko Zilic and Zvonko G. Vranesic
- Enabling Practical Uses of Arithmetic Transforms A Comprehensive Analysis Zeljko Zilic and Katarzyna Radecka
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT 1
- Data Conversion in Residue Number System
- Cache Line Reservation: Exploring a Scheme for Cache-Friendly Object Allocation
- Energy Efficient Software-Based Self-Test for Wireless Sensor Network Nodes Rong Zhang, Zeljko Zilic Katarzyna Radecka
- FPGA Emulation of Quantum Circuits Ahmed Usman Khalid
- 1436 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 9, SEPTEMBER 2010 Validating Assertion Language Rewrite Rules and
- Dual reference signal post-silicon reconfigurable clock distribution networks
- High-speed structures for dynamically clocked and multi-clock systems
- AN ACCELERATED JITTER TOLERANCE TEST TECHNIQUE ON ATE FOR 1.5GB/S AND 3GB/S SERIAL-ATA
- A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for
- 378 IEEE TRANSACTIONS ON EDUCATION, VOL. 51, NO. 3, AUGUST 2008 A Laboratory Setup and Teaching Methodology for
- An Efficient Hybrid Engine to Perform Range Analysis and Allocate Integer Bit-widths for Arithmetic Circuits
- Low-Rate Wireless Personal Area Network Coordinator Design and Implementation
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 8, AUGUST 2010 1177 Optimization of Imprecise Circuits Represented by
- An FPGA Move Generator for the Game of Chess
- Scaling and Better Approximating Quantum Fourier Transform by Higher Radices
- In this paper, we first recap the rationale beyond the (non)-acceptance of multi-valued logic in implementing
- Modeling, Evaluation, and Implementation of Ring-Based Interconnects for
- Proving and Disproving Assertion Rewrite Rules with Automated Theorem Provers
- Incorporating Efficient Assertion Checkers into Hardware Emulation
- Reliability Aware NoC Router Architecture Using Input Channel Buffer Sharing
- Current-modeCMOS Galois Field Circuits Log.Expression
- Architectures of Increased Availability Wireless SensorNetwork Nodes Man Wah Chiang', Zeljko Zilic', Katarzyna Radecka' and Jean-Samuel Chenardl
- Identifying Redundant Wire Replacements for Synthesis and Verification
- Paper 12.2 INTERNATIONAL TEST CONFERENCE 1-4244-1128-9/07/$25.00 2007 IEEE
- Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug
- Using Arithmetic Transform for Verification of Datapath Circuits via Error Katarzyna Radecka and Zeljko Zilic
- HARDWARE VERIFICATION BY UNIVERSAL TEST SET SIMULATIONS, SAT AND BDDS
- 978-1-4244-2953-0/09/$25.00 2009 IEEE 360 10th Int'l Symposium on Quality Electronic Design Accelerating Jitter Tolerance Qualification for High Speed Serial Interfaces
- Cache Line Reservation: Exploring a Scheme for Cache-Friendly Object Allocation
- An FPGA Move Generator for the Game of Chess 1 AN FPGA MOVE GENERATOR FOR THE GAME OF CHESS
- Serializer/Deserializer Component Design and Test Kahn Li Lim
- Compression and Security Platform for the Testing of Wireless Sensor Network Nodes
- Design Methodology for Wireless Nodes with Printed Jean-Samuel Chenard
- Serial Reconfigurable Mismatch-tolerant Clock Distribution Atanu Chattopadhyay Zeljko Zilic
- IEEE 802.15.4 Wireless Conference Manager System M. Prokic, J-S. Chenard, R. Zhang, A. U. Khalid and Z.Zilic
- Assertion Checkers Enablers of Quality Design Marc Boule and Zeljko Zilic, Member, IEEE
- A Versatile FPGA-based High Speed Bit Error Rate Testing Scheme
- SILICON DEBUG AND DIAGNOSIS Debug enhancements in assertion-checker
- Assertion based debugging and monitoring of Distributed systems
- Abstract --In interconnect-dominated designs, the ability to minimize layout-induced parasitic effects is crucial for rapid design closure.
- Real-Time Address Trace Compression for Emulated and Real System-on-Chip Processor Core Debugging
- On Post-silicon Root-Cause Analysis and Debug Using Enhanced Hierarchical Triggers
- Hardware-based Temporal Logic Checkers for the Debugging of Digital Integrated Circuits
- Teaching for Evolution towards Embedded Multi-sensor Interfaces Zeljko Zilic
- HIGH-LEVEL DESIGN OF INTEGRATED MICROSYSTEMS -ARITHMETIC PERSPECTIVE
- A Distributed AXI-based Platform for Post-Silicon Validation
- An FPGA Implementation for a High-Speed Optical Link with a PCIe Interface
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, NO. 3, MARCH 2012 343 Analytical Optimization of Bit-Widths in
- Fault Tolerant Glucose Sensor Readout and Recalibration Zeljko Zilic and Katarzyna Radecka
