- COWLS: Hardware-Software Co-Synthesis of Distributed Wireless Low-Power Embedded Client-Server Systems
- 508 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 3, MARCH 2007 SLOPES: HardwareSoftware Cosynthesis of
- Generation of Control and Data Flow Graphs from Scheduled and Pipelined Assembly Code
- Sonar-Based Measurement of User Attention Stephen P. Tarzia
- Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design
- AN ECONOMICS-BASED POWER-AWARE PROTOCOL FOR COMPUTATION DISTRIBUTION IN MOBILE AD-HOC NETWORKS
- MULTIOBJECTIVE SYNTHESIS OF LOW-POWER REAL-TIME
- Scheduled Voltage Scaling for Increasing Lifetime in the Presence of NBTI Lide Zhang Robert P. Dick
- Automated Compile-Time and Run-Time Techniques to Increase Usable Memory in MMU-Less Embedded Systems
- Online Memory Compression for Embedded LEI YANG and ROBERT P. DICK
- High-Performance Operating System Controlled Online Memory Compression
- Characterization of Single-Electron Tunneling Transistors for Designing Low-Power Embedded
- IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 8, AUGUST 2008 1479 Three-Dimensional Chip-Multiprocessor
- COMPUTER ARCHITECTURE LETTERS , VOL. X, NO. X, XXX XXXX 1 Transaction-Aware Network-on-Chip Resource
- User-Driven Frequency Scaling Arindam Mallik, Student Member, IEEE, Bin Lin, Gokhan Memik, Member, IEEE, Peter Dinda, Member, IEEE,
- 0278-6648/06/$20.00 2006 IEEESEPTEMBER/OCTOBER 2006 31 FOR DECADES, DIGITAL INTEGRAT-
- 2 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 1, JANUARY 2004 COWLS: HardwareSoftware Cosynthesis of
- Integrated Circuit White Space Redistribution for Temperature Optimization
- Accurate Online Power Estimation and Automatic Battery Behavior Based Power Model Generation for Smartphones
- Energy-Efficient Spatially-Adaptive Clustering and Routing in Wireless Sensor Networks
- Multi-Optimization Power Management for Chip Multiprocessors
- Design and Implementation of a High-Performance Microprocessor Cache Compression Algorithm
- Adaptive Filesystem Compression for Embedded Systems Lan S. Bai Haris Lekatsas Robert P. Dick
- PICSEL: Measuring User-Perceived Performance to Control Dynamic Frequency Scaling
- 3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits
- Reliable Multiprocessor System-On-Chip Synthesis Changyun Zhu Zhenyu (Peter) Gu Robert P. Dick Li Shang
- Lucid Dreaming: Reliable Analog Event Detection for Energy-Constrained Applications
- Thermal vs Energy Optimization for DVFS-enabled Processors in Embedded Systems
- Adaptive Chip-Package Thermal Analysis for Synthesis and Design Yonghong Yang Zhenyu (Peter) Gu Changyun Zhu Li Shang Robert P. Dick
- Dynamic Template Generation for Resource Sharing in Control and Data Flow Graphs
- CRAMES: Compressed RAM for Embedded Systems Lei Yang Robert P. Dick Haris Lekatsas Srimat Chakradhar
- Incremental Exploration of the Combined Physical and Behavioral Design Space
- MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis Robert P. Dick and Niraj K. Jha
- E. Ayguad et al. (Eds.): LCPC 2005, LNCS 4339 , pp. 76 90, 2007. Springer-Verlag Berlin Heidelberg 2007
- Electrical Engineering and Computer Science Department Technical Report
- Electrical Engineering and Computer Science Department Technical Report
- Power Deregulation: Eliminating Off-Chip Voltage Regulation Circuitry From Embedded Systems
- Unified Temperature-Aware Incremental High-Level and Physical-Level Synthesis
- MEMMU: Memory Expansion for MMU-Less Embedded Systems
- Cache Contention and Application Performance Prediction for Multi-Core Systems
- Automatic Run-Time Extraction of Communication Graphs From Multithreaded Applications
- Two-Level Boolean Minimization T 989 mation and Management (AAIM), Portland, OR, USA, Lecture
- Accurate Temperature-Dependent Integrated Circuit Leakage Power Estimation is Easy
- Online Work Maximization under a Peak Temperature Constraint
- Minimization of NBTI Performance Degradation Using Internal Node Control David R. Bild
- Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors
- Operating System Controlled ProcessorMemory Bus Encryption Xi Chen, Robert P. Dick, and Alok Choudhary
- System-Level Reliability Modeling for MPSoCs Thidapat Chantem
- Select Font Size: A A A Sponsored By
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 9, SEPTEMBER 2007 1 Unified Incremental Physical-Level
- Energy-Aware Deterministic Fault Tolerance in Distributed Real-Time Embedded Systems*
- PROTECTING PRIVATE DATA ON MOBILE SYSTEMS BASED ON SPATIOTEMPORAL ANALYSIS
- Process Variation Characterization of Chip-Level Multiprocessors
- FD-HGAC: A Hybrid Heuristic/Genetic Algorithm Hardware/Software Co-synthesis Framework with Fault Detection
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 5, MAY 2008 603 Application-Specific MPSoC Reliability Optimization
- TAPHS: Thermal-Aware Unified Physical-Level and High-Level Synthesis Zhenyu (Peter) Gu Yonghong Yang Jia Wang Robert P. Dick Li Shang
- C-Pack: A High-Performance Microprocessor Cache Compression Algorithm
- Efficient Intrusion Detection for Mobile Devices Using Spatio-Temporal Mobility Patterns
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 5, MAY 2003 615 [1] R. Kastner and M. Sarrafzadeh. (1999) Labyrinth: A Global Router and
- Battery Allocation for Wireless Sensor Network Lifetime Maximization Under Cost Constraints
- Online Work Maximization under a Peak Temperature Constraint
- Memory Access Aware On-Line Voltage Control for Performance and Energy Optimization
- Three-Dimensional Multiprocessor System-on-Chip Thermal Optimization
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, VOL. X, NO. X, MONTH 2010 1 Temperature-Aware Scheduling and Assignment for
- Run-Time Thermal Management of Three-Dimensional Chip-Multiprocessors
- High-Performance Operating System Controlled Memory Compression
- Latency Criticality Aware On-Chip Communication , Robert P. Dick
- Properties of and Improvements to Time-Domain Dynamic Thermal Analysis Algorithms
- Automated Construction of Fast and Accurate System-Level Models For Wireless Sensor Networks
- Implicit User Re-authentication for Mobile Sausan Yazji1
- Evaluating A BASIC Approach to Sensor Network Node Programming
- Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs
- Simplified Programming of Faulty Sensor Networks via Code Transformation and Run-Time Interval Computation
- The User In Experimental Computer Systems Research Peter Dinda Gokhan Memik Robert Dick
- Power Reduction Through Measurement and Modeling of Users and CPUs: Summary
- Sonar-Based Measurement of User Attention Stephen P. Tarzia
- User-and Process-Driven Dynamic Voltage and Frequency Scaling Bin Lin Arindam Mallik Peter Dinda Gokhan Memik Robert Dick
- Empathic Computer Architectures and Systems Alex Shye Lei Yang Xi Chen Berkin Ozisikyilmaz Arindam Mallik Bin Lin
- Electrical Engineering and Computer Science Department Technical Report
- DESP: A Distributed Economics-Based Subcontracting Protocol for Computation
- Display Power Management Policies in Practice Stephen P. Tarzia
- Performance and Power Modeling in a Multi-Programmed Multi-Core Environment
- ThermalScope: Multi-Scale Thermal Analysis For Nanometer-Scale Integrated Circuits
- ISAC: Integrated Space and Time Adaptive Chip-Package Thermal Analysis
- 860 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 6, JUNE 2009 Multiscale Thermal Analysis for Nanometer-Scale
- State Space Abstraction for Parameterized Self-Stabilizing Embedded Systems
- Archetype-Based Design: Sensor Network Programming for Application Experts, Not Just Programming Experts
- High-Level Synthesis Algorithms for Power and Temperature Minimization
- Temperature-Aware Test Scheduling for Multiprocessor Systems-On-Chip David R. Bild, Sanchit Misra, Thidapat Chantemy, Prabhat Kumar, Robert P. Dick, X. Sharon Huy,
- Electrical Engineering and Computer Science Department Technical Report
- Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. X, NO. X, MONTH YEAR 1 Full-Spectrum SpatialTemporal Dynamic Thermal Analysis
- 920 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 17, NO. 10, OCTOBER 1998 MOGAC: A Multiobjective Genetic Algorithm
- Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs
- Power Analysis of Embedded Operating Systems Robert P. Dick, Ganesh Lakshminarayana, Anand Raghunathan, and Niraj K. Jha
- Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction
- Power to the People: Leveraging Human Physiological Traits to Control Microprocessor Frequency
- Using Predictable Mobility Patterns to Support Scalable and Secure MANETs of Handheld Devices
- Demo: Indoor Localization without Infrastructure using the Acoustic Background Spectrum
- Indoor Localization without Infrastructure using the Acoustic Background Spectrum
- Reliability, Thermal, and Power Modeling and Optimization
- MAQS: A Personalized Mobile Sensing System for Indoor Air Quality Monitoring
