- Implementation of Design For Test for Asynchronous NCL Designs Bonita Bhaskaran, Venkat Satagopan, Waleed Al-Assadi, and Scott C. Smith
- Integrating Asynchronous Digital Design into the Undergraduate Computer Engineering Curriculum Throughout the Nation DUE 0717572 and 0717767
- GATE AND THROUGHPUT OPTIMIZATIONS FOR NULL CONVENTION SELF-TIMED DIGITAL CIRCUITS
- Copyright 2008 American Scientific Publishers All rights reserved
- Particle Swarm Optimization: A Hardware Implementation
- Implementation of Static and Semi-Static Versions of a Bit-Wise Pipelined Dual-Rail
- Investigation and Comparison of Thermal Distribution in Synchronous
- A Differential Design for C-elements and NCL Gates Steven Yancey and Scott C. Smith (Senior Member IEEE)
- Quartus II Introduction Using VHDL Design This tutorial presents an introduction to the Quartus R
- ADVANCED DIGITAL DESIGN: EXPERIMENT #4 ASM DESIGN AND FPGA IMPLEMENTATION
- Advanced Digital Design Laboratory Class Hours: M 2:30 5:20 p.m.
- Delay-Insensitive Ternary Logic Ravi Sankar Parameswaran Nair and Scott C. Smith
- RESEARCH EXPERIENCES FOR UNDERGRADUATES May 30 August 5, 2011, University of Arkansas
- Engineering Applications of Artificial Intelligence ] (]]]]) ]]]]]] Particle swarm-based optimal partitioning algorithm
- Implementation of Static and Semi-Static Versions of a 24+88 Quad-Rail NULL Convention
- Speedup of a Large Word-Width High-Speed Asynchronous Multiply and Accumulate Unit
- Using a VHDL Testbench for Transistor-Level Simulation and Energy Calculation Anshul Singh and Scott C. Smith
- IEEE TRANSACTIONS ON EDUCATION, VOL. 53, NO. 3, AUGUST 2010 349 Integrating Asynchronous Digital Design Into the
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 10, OCTOBER 2007 1155 Special Section Transactions Briefs
- 672 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 6, JUNE 2007 Design of an FPGA Logic Element for Implementing
- This article was originally published in a journal published by Elsevier, and the attached copy is provided by Elsevier for the
- Speedup of NULL convention digital circuits using NULL cycle reduction
- INTEGRATION, the VLSI journal 37 (2004) 135165 Optimization of NULL convention self-timed circuits
- Clockless VLSI Design 26 0740-7475/03/$17.00 2003 IEEE Copublished by the IEEE CS and the IEEE CASS IEEE Design & Test of Computers
- Delay-Insensitive Gate-Level Pipelining S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson
- Bit-Wise MTNCL: An Ultra-Low Power Bit-Wise Pipelined Asynchronous Circuit Design Methodology
- Comparison of NULL Convention Booth2 Multipliers Christina M. Smith
- Side-Channel Attack Mitigation Using Dual-Spacer Dual-Rail Delay-Insensitive Logic (D3
- Integrated Software-Hardware Design for Ultra-Low Power Infrastructure Monitoring
- Ultra-Low Power Delay-Insensitive Circuit Design Andrew D. Bailey1
- Delay-Insensitive Asynchronous ALU for Cryogenic Temperature Environments
- Design and Implementation of FPGA Configuration Logic Block Using Asynchronous Semi-Static NCL
- Teaching Asynchronous Digital Design in the Undergraduate Computer Engineering Curriculum
- Automation in Design for Test for Asynchronous Null Conventional Logic (NCL) Venkat Satagopan,Bonita Bhaskaran, Waleed Al-Assadi, and Scott C. Smith
- High-Speed Energy Estimation for Delay-Insensitive Circuits Bonita Bhaskaran, Venkat Satagopan, and Scott C. Smith
- Design of a NULL Convention Self-Timed Divider Scott C. Smith
- Completion-Completeness for NULL Convention Digital Circuits Utilizing the Bit-wise Completion Strategy
- Transistor-level NCL Design As explained in the Intro to NCL module, NCL threshold gates are designed with hysteresis state-holding
- Input-Completeness and Observability Input-Completeness requires that all outputs of a combinational circuit may not transition from NULL to
- Quad-Rail Combinational Circuit Design The design process for NCL combinational circuits is similar to Boolean circuits, where a Karnaugh map, or
- Quad-Rail Combinational Circuit Design Example Problems 1) Design a fully observable and input-complete quad-rail 2:1 multiplexer having a worse-case delay of no more
- NCL Throughput Optimization NCL systems can be optimized for speed by partitioning the combinational circuitry and inserting additional
- NCL Throughput Optimization Example Problems 1) For the following circuit, draw both the full-word and bit-wise completion components. Which completion
- NCL Low Power Design As the transistor feature size continues scaling down into deep submicron (DSM) region, power consumption
- VHDL Design Project Problem: Design a Generic NCL 2s
- DE2 Board I/O Pin Assignments: Switches, LEDs, and 7-Segment Displays Table 1: Pin assignments for toggle switches
- ADVANCED DIGITAL DESIGN: EXPERIMENT #1 DESIGN AND IMPLEMENTATION OF 3-BIT GRAY
- ADVANCED DIGITAL DESIGN: EXPERIMENT #5 VHDL FUNCTIONS, PROCEDURES, AND TEXT I/O
- ADVANCED DIGITAL DESIGN: EXPERIMENT #6 GENERIC COMPONENTS AND ASYNCHRONOUS LOGIC
- Speedup of Self-Timed Digital Systems Using Early Completion Scott C. Smith
- Fourier Based Three Phase Power Metering System Scott C. Smith M.S.E.E.
- NCL Implementation of Dual-Rail Complement 88 Booth2 Multiplier
- GC 2007-154: INTEGRATING ASYNCHRONOUS DIGITAL DESIGN AND TESTING INTO THE UNDERGRADUATE COMPUTER ENGINEERING
- Creating a DE2 Project Template Introduction
- Proceedings of the 2006 Midwest Section Conference of the American Society for Engineering Education Integrating Asynchronous Digital Design into the
- Mentor Graphics VHDL Directions * note that Unix commands are shown in parenthesis and that Unix is case sensitive
- AC 2007-2353: INTEGRATING ASYNCHRONOUS DIGITAL DESIGN AND TESTING INTO THE UNDERGRADUATE COMPUTER ENGINEERING
- Quartus II Introduction Using Schematic Design This tutorial presents an introduction to the Quartus R
- Design of a Logic Element for Implementing an Asynchronous FPGA
- Speedup of Delay-Insensitive Digital Systems Using NULL Cycle Reduction S. C. Smith, R. F. DeMara, J. S. Yuan M. Hagedorn and D. Ferguson
- ADVANCED DIGITAL DESIGN: EXPERIMENT #2 STATE MACHINE DESIGN AND OPTIMIZATION
- Microelectronics Journal ] (]]]]) ]]]]]] Automated energy calculation and estimation for delay-insensitive
- ADVANCED DIGITAL DESIGN: EXPERIMENT #3 ALGORITHMIC STATE MACHINE (ASM)
- Input-Completeness and Observability Example Problems 1)For the following circuit: Is it input-complete and observable? Explain why or why not.
- Static Implementation of Quasi-Delay-Insensitive Pre-Charge Half-Buffers
- A Hardware Threat Modeling Concept for Trustable Integrated Circuits
- Dual-Rail Combinational Circuit Design The design process for NCL combinational circuits is similar to Boolean circuits, where a Karnaugh map, or
- Proceedings of the 2005 Midwest Section Conference of the American Society for Engineering Education Group Selection in a Senior/Graduate Level
- Delay-Insensitive Cell Matrix Scott C. Smith
- Overview of NULL Convention Logic (NCL) NCL is a delay-insensitive (DI) asynchronous (i.e. clockless) paradigm, which means that NCL circuits will
- Design and Implementation of FPGA Configuration Logic Block Using Asynchronous Static NCL
- Advanced Digital Design (ELEG 4914 / CSCE 4914 / ELEG 4914H / ELEG 5914) Spring 2011 Class Hours: T R 12:30 1:50 p.m. Room: 2291 Bell
- Designing NULL Convention Combinational Circuits to Fully Utilize Gate-Level Pipelining for Maximum Throughput
- NULL Convention Multiply and Accumulate Unit with Conditional Rounding, Scaling, and Saturation
- Overview of Asynchronous Logic For the last three decades the focus of digital design has been primarily on synchronous, clocked architectures.
- Motivation for using Asynchronous Circuits Integrating Asynchronous Digital Design and Testing into the Undergraduate Computer Engineering Curriculum
- $30,000 Yearly Fellowship Asynchronous and Mixed-Signal IC Design and CAD for Next
- Design and Characterization of NULL Convention Arithmetic Logic Units
- Detecting Malicious Logic Through Structural Checking
- INTEGRATION, the VLSI journal 39 (2005) 1228 Development of a large word-width high-speed asynchronous
- Digital Design: ELEG 2904 Fall 2011 Class Hours: T R 9:30 10:50 am Room: 273 Bell
- Developing a Smart Home System Peter Killeen1
- Developing a Remote Digital Wildlife Camera Triggered by Spatially Deployed Infrared Sensors
- Standby Power Reduction Techniques for Asynchronous Circuits with Indeterminate Standby
- Digital Design Laboratory Electrical Engineering
- DIGITAL DESIGN I: EXPERIMENT #7 STOPWATCH DESIGN
- DIGITAL DESIGN I: EXPERIMENT #3 7-SEGMENT DISPLAY DESIGN
- Delay-Insensitive Asynchronous Circuits for Operating under Extreme Temperatures
- High-Performance and Area-Efficient Hardware Design for Montgomery Multipliers
- DIGITAL DESIGN I: EXPERIMENT #8 DESIGN AND IMPLEMENTATION OF 2-BIT UP/DOWN
- DIGITAL DESIGN I: EXPERIMENT #5 COMBINATIONAL LOGIC DESIGN USING
- DIGITAL DESIGN I: EXPERIMENT #6 COMBINATIONAL LOGIC DESIGN USING VHDL
- DIGITAL DESIGN I: EXPERIMENT #4 COMBINATIONAL LOGIC DESIGN USING K-MAPS
- Advanced Digital Design Laboratory Class Hours: R 2:30 3:50 p.m. Room: 3139 Bell
- Advanced Digital Design (ELEG 4914 / CSCE 4914 / ELEG 4914H / ELEG 5914) Spring 2012 Class Hours: T R 12:30 1:50 p.m. Room: 219 ENGR
