- A GraphPartitioningBased Approach for MultiLayer Constrained Via Minimization \Lambda
- Code Generation of Nested Loops for DSP Processors with
- Layoutbased Logic Decomposition for Timing Optimization \Lambda YunYin Lian y
- Addressing Optimization for Loop Execution Targeting DSP with AutoIncrement/Decrement Architecture \Lambda
- PerformanceOptimal Clustering with Retiming for Sequential We propose an exact clustering with retiming algorith
- Integrating Logic Retiming and Register Placement \Lambda TzuChieh Tien HsiaoPin Su YuWen Tsay
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 18, NO. 4, APRIL 1999 475 A Timing-Driven Soft-Macro Placement
- A TimingDriven SoftMacro Resynthesis Method in Interaction with Chip Floorplanning
- How Do They Manage Designing Complex SOC? Youn-Long Lin
- A LOW POWER AND HIGH PERFORMANCE EBCOT ARCHITECTURE OF JPEG2000 ENCODING
- A Dual Mode (5, 3)/(9,7) FDWT/IDWT Hardware Accelerator IP
- A Hardware Accelerator IP for EBCOT Tier-1 Coding in JPEG2000 Standard
- A Parameterized On-Chip-Bus-Compliant FDWT/IDWT Accelerator IP Youn-Long Lin
- AN AMBA-COMPLIANT MOTION ESTIMATOR FOR H.264 ADVANCED VIDEO CODING1
- Integration, Verification and Layout of a Complex Multimedia SOC
- 776 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 7, JULY 1997 [4] M. Diaz, P. Azema, and J. M. Ayache, "Unified design of self-checking
