- Reconfigurable Circuit Design with Nanomaterials Chen Dong, Scott Chilstedt, Deming Chen
- Delay Optimal Low-Power Circuit Clustering for FPGAs with Dual Supply Voltages
- Variation-Aware Placement for FPGAs with Multi-cycle Statistical Timing Analysis
- FastYield: Variation-Aware, Layout-Driven Simultaneous Binding and Module Selection for Performance Yield Optimization
- 374 IEEE JOURNAL OF SELECTED TOPICS IN SIGNAL PROCESSING, VOL. 3, NO. 3, JUNE 2009 A Fast Digital Predistortion Algorithm for
- Timing Constraint-driven Technology Mapping for FPGAs Considering False Paths and Multi-Clock Domains
- Optimal Simultaneous Mapping and Clustering for FPGA Delay Optimization
- Optimal Simultaneous Module and Multivoltage Assignment for Low Power
- High-Level Power Estimation and Low-Power Design Space Exploration In this paper, we present a simultaneous resource allocation and
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 11, NOVEMBER 2007 2489 3-D nFPGA: A Reconfigurable Architecture for 3-D
- 1712 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 11, NOVEMBER 2005 Power Modeling and Characteristics of Field
- Low-Power High-Level Synthesis for FPGA Architectures Deming Chen, Jason Cong, Yiping Fan
- DDBDD: Delay-Driven BDD Synthesis for FPGAs CS Dept & Coordinated Science Lab
- Multilevel Granularity Parallelism Synthesis on FPGAs Alexandros Papakonstantinou1
- A Fast Simultaneous Input Vector Generation and Gate Replacement Algorithm for Leakage Power Reduction
- Clock Tree Synthesis under Aggressive Buffer Insertion Ying-Yu Chen, Chen Dong, Deming Chen
- VEBoC: Variation and Error-Aware Design for Billions of Devices on a Chip Abstract Billions of devices on a chip is around the
- DAOmap: A Depth-optimal Area Optimization Mapping Algorithm for FPGA Designs
- A Routing Approach to Reduce Glitches in Low Power FPGAs
- 1424 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 10, OCTOBER 2003 Short Papers_______________________________________________________________________________
- BlueShift: Designing Processors for Timing Speculation from the Ground Up Brian Greskamp, Lu Wan, Ulya R. Karpuzcu, Jeffrey J. Cook,
- xPilot: A Platform-Based Behavioral Synthesis System
- Int J Parallel Prog (2009) 37:389416 DOI 10.1007/s10766-009-0105-x
- DAC.COM KNOWLEDGE CENTER ARTICLE www.dac.com
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 2, FEBRUARY 2010 235 Special Section Short Papers
- Foundations and Trends R Electronic Design Automation
- Chapter 38, Design Automation for Microelectronics, Springer Handbook of Automation Deming Chen
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
- An Optimal Resource Binding Algorithm with Inter-Transition Switching Activities for Low Power
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 7, JULY 2008 1203 DDBDD: Delay-Driven BDD Synthesis for FPGAs
- A Fast Simultaneous Input Vector Generation and Gate Replacement Algorithm for
- Dynamic Power Estimation for Deep Submicron Circuits with Process Variation Quang Dinh, Deming Chen, Martin D. F. Wong
- DynaTune: Circuit-Level Optimization for Timing Speculation Considering Dynamic Path Behavior
- Abstract--Face detection is the cornerstone of a wide range of applications such as video surveillance, robotic vision and
- A New Coarse-Grained Reconfigurable Architecture with Fast Data Relay and Its Compilation Flow
- FCUDA: Enabling Efficient Compilation of CUDA Kernels onto FPGAs*
- FPGA-Targeted High-Level Binding Algorithm for Power and Area Reduction with Glitch-Estimation
- Variation Aware Routing for Three-Dimensional FPGAs Chen Dong, Scott Chilstedt, and Deming Chen
- FPCNA: A Field Programmable Carbon Nanotube Array Chen Dong, Scott Chilstedt, and Deming Chen
- Efficient ASIP Design for Configurable Processors with Fine-Grained Resource Sharing
- Performance and Power Evaluation of a 3D CMOS/Nanomaterial Reconfigurable Architecture
- Hardware Acceleration for Sparse Fourier Image Reconstruction
- Optimality Study of Resource Binding with Multi-Vdds Deming Chen Jason Cong, Yiping Fan Junjuan Xu
- Low-Power Technology Mapping for FPGA Architectures with Dual Supply Voltages
- Register Binding and Port Assignment for Multiplexer Optimization Deming Chen and Jason Cong
- Architecture Evaluation for Power-Efficient FPGAs Fei Li, Deming Chen*, Lei He, Jason Cong*
- Workload Adaptive Shared Memory Multicore Processors with Reconfigurable Interconnects
- GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches
- A Code Optimization Framework for Performance Portability of GPU Kernels onto Custom Accelerators
- Architecture and Performance Evaluation of 3D CMOS-NEM FPGA
