- [4] D. Genin, J. De Moortel, D. Desmet, E. Van de Velde, "System Design, Optimization, and Intelligent Code Gen-eration for Standard Digital Signal Processors", ISCAS, Portland, Oregon, May 1989.
- Hardware Synthesis From Coarse-Grained Dataflow Specification For Fast HW/SW Cosynthesis
- A Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor Scheduling
- A Robust Dynamic Load-balancing Scheme for Data Parallel Application on Message Passing Architecture
- xBSP: An Efficient BSP Implementation for cLAN Yangsuk Kee and Soonhoi Ha
- Ptolemy: A Mixed-Paradigm Simulation/Prototyping Platform in C++
- Dynamic Voltage Scaling for Real-Time Multi-task Scheduling Using Buffers
- Embedded Software Generation from System Level Specification for Multi-tasking Embedded Systems
- Design Automation for Embedded Systems, 8, 211228, 2003. # 2003 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- A Case Study of System Level Specification and Software Synthesis of Multi-mode Multimedia Terminal
- L.T. Yang et al. (Eds.): ICESS 2005, LNCS 3820, pp. 361 372, 2005. Springer-Verlag Berlin Heidelberg 2005
- Software Synthesis for Dynamic Data Flow Graph Chabong Choi
- DATA MEMORY MINIMIZATION BY SHARING LARGE SIZE BUFFERS Hyunok Oh Soonhoi Ha
- A High Performance and Low Cost Cluster-based E-mail System
- Extended Synchronous Dataflow for Efficient DSP System Prototyping Chanik Park, Jaewoong Chung, Soonhoi Ha
- Evaluation of Various Node Configurations for Fine-grain Multithreading on Stock Processors
- ILP Based Data Parallel Multi-task Mapping/Scheduling Technique for MPSoC Hoeseok Yang
- Boolean Circuit Programming: A New Paradigm to Design Parallel Algorithms
- Asynchronous Interaction between FSM and Dataflow Models Dohyung Kim, Soonhoi Ha
- CATS: Cycle Accurate Transaction-driven Simulation with Multiple Processor Dohyung Kim
- Virtual Synchronization for Fast Distributed Cosimulation of Dataflow Task Graphs
- Hybrid Run-time Power Management Technique for Real-time Embedded System with Voltage Scalable Processor
- PeaCE: A Hardware-Software Codesign Environment for Multimedia Embedded
- Interface Design of VHDL Simulation for Hardware-Software Cosimulation Wonyong Sung, Moonwook Oh, Soonhoi Ha
- Dataflow Specification for System Level Synthesis of 3D Graphics Applications Abstract -3D graphics is becoming an important application
- SCHEDULING STRATEGIES FOR MULTIPROCESSORREAL-TIME DSP '
- Hardware-software Codesign of Multimedia Embedded Systems: the PeaCE Soonhoi Ha, Choonseung Lee, Youngmin Yi, Seongnam Kwon, and Young-Pyo Joo
- A Segment Rearrangement Approach to Channel Routing under the Crosstalk Constraints
- Hardware Synthesis from SPDF Representation for Multimedia Applications Chanik Park and Soonhoi Ha
- Buffer Minimization In RTL Synthesis From Coarse-grained Dataflow Specification Abstract -This paper concerns area-efficient automatic
- QuantitativeAnalysison Caching Effect of I-StructureData in Frame-BasedMulltithreaded Processing
- Conversion of Reference C Code to Dataflow Model: H.264 Encoder Case Study
- Extended Synchronous Dataflow for Efficient DSP System Prototyping1
- Atomic Page Update Methods for OpenMP-Aware Software DSM Yang-Suk Kee
- Architecture Exploration of NAND Flash-based Multimedia Card Sungchan Kim
- An Energy Optimization Technique for Latency and Quality Constrained Video Applications
- Fractional Rate Dataflow Model and Efficient Code Synthesis for Multimedia Applications
- An Integrated Hardware-Software CosimulationEnvironment for Heterogeneous SystemsPrototyping
- A Retargetable Parallel-Programming Framework for MPSoC
- I/O Modeling and Refinement for HW/SW Codesign of Embedded Systems
- Dynamic Voltage Scheduling Technique for Low-Power Multimedia Applications Using Buffers
- 2186 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 12, DECEMBER 2007 Fast and Accurate Cosimulation of MPSoC Using
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 7, JULY 2006 681 Efficient Exploration of Bus-Based
- Journal of VLSI Signal Processing 37, 4151, 2004 c 2004 Kluwer Academic Publishers. Manufactured in The Netherlands.
- Embedded Systems for Real-Time Multimedia 358 0740-7475/04/$20.00 2004 IEEE Copublished by the IEEE CS and the IEEE CASS IEEE Design & Test of Computers
- Memory management for multi-threaded software DSM systems
- Dynamic Voltage Scheduling with Buffers in Low-Power Multimedia Applications
- CONCURRENCY AND COMPUTATION: PRACTICE AND EXPERIENCE Concurrency Computat.: Pract. Exper. 2003; 15:727749 (DOI: 10.1002/cpe.721)
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 4, AUGUST 2002 423 Efficient Hardware Controller Synthesis
- 672 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 s5378). The fault coverage for s5378 was quite a bit lower. For the cir-
- 522 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 8, NO. 5, OCTOBER 2000 Memory Efficient Software Synthesis with Mixed Coding
- DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES UNIVERSITY OF CALIFORNIA
- 424 IEEE TRANSACTIONSON COMPUTER-AIDEDDESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 15, NO. 4, APRIL 1996 COP: A Crosstalk OPtimizer
- August 31, 1992 S I T Y O F C
- Task-level Timed-functional Simulation for Multi-core Embedded Systems
- Serialized Parallel Code Generation Framework for MPSoC
- Overcoming performance bottlenecks in using OpenMP on SMP clusters Woo-Chul Jeun a
- EURASIP Journal on Applied Signal Processing 2003:6, 514529 c 2003 Hindawi Publishing Corporation
- Quasi-Static Schedulingfor Multiprocessor DSP Soonhoi Ha, Edward A. Lee
- Minimizing Buffer Requirements for Throughput Constrained Parallel Execution of Synchronous Dataflow Graph
- StaticAnalysis and Automatic Code Synthesis of flexible FSM Model ISRC, Seoul National
- EFFICIENT DATAFLOW REPRESENTATION OF MPEG-1 AUDIO (LAYER III) DECODER
- Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS
- Performance Evaluation and Optimization of Dual-Port SDRAM Architecture for Mobile Embedded Systems
- Efficient Hardware Controller Synthesis for Synchronous Dataflow Graph in System Level Design
- Memory Efficient Software Synthesis from Dataflow Graph* Wonyong Sung, Junedong Kim, Soonhoi Ha
- Hardware-Software Cosynthesis of Multitask MPSoCs with Real-Time Constraints Choonseung Lee Soonhoi Ha
- Rate Optimal VLSI Design from Data Flow Graph* Moonwook Oh and Soonhoi Ha
- Simulation Environment Configuration for Parallel Simulation of Multicore Embedded Systems
- Buffer Optimal Static Scheduling with a Throughput Constraint for Synchronous Dataflow Applications
- An Application Framework for Loosely Coupled Networked Cyber-Physical Systems
- A Task Remapping Technique for Reliable Multi-core Embedded Systems
- Scalable and Retargetable Simulation Techniques for Multiprocessor Systems
- A Timed HW/SW Coemulation Technique for Fast Yet Accurate System Verification
- On-Chip Communication Architecture Exploration for Processor-Pool-based MPSoC
- Pipelined Data Parallel Task Mapping/Scheduling Technique for MPSoC
- Serialized Multitasking Code Generation from Dataflow Specification Seongnam Kwon Soonhoi Ha
- Automatic H.264 Encoder Synthesis for the Cell Processor from a Target Independent Specification
- An OpenMP Translator with Retargetable Parallel Programming Model for MPSoC Yongjoo Kim1
- Communication Architecture Simulation on the Virtual Synchronization Framework
- Dynamic Code Overlay of SDF-Modeled Programs on Low-end Embedded Systems
- Memory Optimal Single Appearance Schedule with Dynamic Loop Count for Synchronous Dataflow Graphs
- Single Appearance Schedule with Dynamic Loop Count for Minimum Data Buffer from Synchronous Dataflow Graphs
- Efficient Exploration of On-Chip Bus Architectures and Memory Allocation
- Virtual Synchronization Technique with OS Modeling for Fast and Time-accurate Cosimulation
- Schedule-Aware Performance Estimation of Communication Architecture for Efficient Design Space
- Hardware-Software Cosynthesis of Multi-Mode Multi-Task Embedded Systems with Real-Time Constraints
- Efficient Code Synthesis from Extended Dataflow Graphs for Multimedia Applications
- Hybrid Run-time Power Management Technique for Real-time Embedded System with Voltage Scalable Processor
- System Level Specification for Multimedia Applications Dohyung Kim
- PARTITIONING FRAMEWORK FOR LESS RESTRICTED PARTITIONING PROBLEMS
- PerformanceImpacts of CachingI-Structure Data on Frame-Based Multithreaded Processing*
- ReducingOverheads of Local Communications in Fine-grainParallel Computation
- Reducing Multithreaded Frame Cache Miss Ratio by Prefetching and Working Frame Set Scheduling
- Model-based Programming Environment of Embedded Software for MPSoC Abstract -A noble model-based programming environment of
- Parallel Processing Letters, fc World Scientific Publishing Company
- A Novel Technique to Use Scratch-pad Memory for Stack Management Soyoung Park Hae-woo Park Soonhoi Ha
- Efficient Barrier Synchronization Mechanism for the BSP Model on Message-Passing Architectures
- Memory Access Pattern Analysis and Stream Cache Design for Multimedia Applications
- Mapping of Applications to MPSoCs Peter Marwedel
- Resource Minimized Static Mapping and Dynamic Scheduling of SDF Graphs
