- Tutorial on the "hspc" Program by Michael H. Perrott
- 170 2009 IEEE International Solid-State Circuits Conference ISSCC 2009 / SESSION 9 / DATA CONVERTER TECHNIQUES / 9.5
- Digital Fractional-N Synthesizer Example Achieving Wide Bandwidth and Low Noise
- A Multiphase PWM RF Modulator Using a VCO-Based Opamp in 45nm CMOS
- Behavioral Simulation of a Basic GMSK Transceiver using the CppSim Program
- 244 2010 IEEE International Solid-State Circuits Conference ISSCC 2010 / SESSION 13 / FREQUENCY & CLOCK SYNTHESIS / 13.1
- 6.973/Fall 2007, Prof. Vladimir Stojanovic Verilog-C++ co-simulation using VppSim Verilog-C++ co-simulation using VppSim
- Fast Offset Compensation for a 10Gbps Limit Ethan A. Crain
- Techniques for High Data Rate Modulation and Low Power Operation of Fractional-N Frequency Synthesizers
- FRACTIONAL-N FREQUENCY SYNTHESIZERS provide high-speed frequency sources that can
- A VCO-based Analog-to-Digital Converter with Second-Order Sigma-Delta Noise Shaping
- A Low Noise Programmable Clock Multiplier based on a Pulse Injection-Locked Oscillator with a Highly-Digital Tuning Loop
- Design of a Wideband Fractional-N Frequency Synthesizer Using CppSim
- CppSim Primer Michael H. Perrott
- CppSim Reference Manual Michael H. Perrott
- NGspice Primer Within CppSim Framework
- PLL Design Using the PLL Design Assistant Program Michael H. Perrott
- HSPICE Toolbox for MATLAB Michael Perrott
- Clock and Data Recovery (CDR) Design Using The PLL Design Assistant and CppSim Programs
- Behavioral Simulation of a High Speed Limit Amplifier with Fast Offset Compensation Using CppSim and the PLL
- Behavioral Simulation of a Basic OFDM Transceiver using the CppSim Program
- Behavioral Simulation of Decision Feedback Equalizer Architectures Using CppSim
- VCO-based ADC Design Examples Matthew Straayer
- Using CppSim to Generate Neural Network Modules in Simulink using the simulink_neural_net_gen command
- Noise Shaping Techniques for Analog and Time to Digital Converters Using Voltage Controlled
- Low Phase Noise, High Bandwidth Frequency Synthesis Techniques
- Linearization of a Pulse Width Modulated Power B.S., Electrical Engineering (2002)
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 57, NO. 7, JULY 2010 517 A Time-Domain Resolution Improvement
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 5, MAY 2009 1391 A Low Jitter Programmable Clock Multiplier Based
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 4, APRIL 2009 1089 A Multi-Path Gated Ring Oscillator TDC With
- 2776 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER 2008 A Low-Noise Wide-BW 3.6-GHz Digital 16
- An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC Matthew Z. Straayer, Michael H. Perrott
- 246 978-4-900784-04-8 2007 Symposium on VLSI Circuits Digest of Technical Papers A 10-bit 20MHz 38mW 950MHz CT ADC with a 5-bit noise-shaping
- 2930 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 12, DECEMBER 2006 A 2.5-Gb/s Multi-Rate 0.25-m CMOS Clock
- A Delay-Locked Loop using a Synthesizer-based Phase Shifter for 3.2 Gb/s Chip-to-Chip Communication
- ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.2 18.2 A 2.5Gb/s Multi-Rate 0.25m CMOS CDR
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY 2006 443 A 3.125 Gb/s Limit Amplifier in CMOS With 42 dB
- A Dual Band 1.8GHz/900MHz, 750kb/s GMSK Transmitter Utilizing a Hybrid PFD/DAC Structure for Reduced Broadband Phase Noise
- 232 2005 IEEE International Solid-State Circuits Conference 0-7803-8904-2/05/$20.00 2005 IEEE. ISSCC 2005 / SESSION 12 / OPTICAL COMMUNICATIONS / 12.7
- 2076 OPTICS LETTERS / Vol. 29, No. 17 / September 1, 2004 Femtosecond synchronization of radio frequency signals with
- A NUMERICAL DESIGN APPROACH FOR HIGH SPEED, DIFFERENTIAL, RESISTOR-LOADED, CMOS AMPLIFIERS
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 11, NOVEMBER 2003 839 A Fractional-N Frequency Synthesizer Architecture
- 1028 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 8, AUGUST 2002 A Modeling Approach for 61 Fractional-N
- 2048 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 12, DECEMBER 1997 A 27-mW CMOS Fractional-
- IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, VOL. 43, NO. 1, JANUARY 1996 1 An Efficient Approach to ARMA Modeling
- VppSim Primer Michael H. Perrott, Ajay Joshi, Sanquan Song, and Vladimir Stojanovic
- 2566 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 12, DECEMBER 2010 A Low Area, Switched-Resistor Based Fractional-N
- Order Continuous-Time ADC with VCO-Based Integrator and Quantizer
- An Optical-Electrical Sub-Sampling Receiver Employing Continuous-Time Modulation
- Behavioral Simulation of an Optical-Electrical Sub-Sampling Down Conversion Receiver and CT
- 3344 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 12, DECEMBER 2009 A 78 dB SNDR 87 mW 20 MHz Bandwidth
- Bandwidth Extension of Low Noise Fractional-N Synthesizers Scott E. Meninger, Michael H. Perrott
- Behavioral Simulation of a High-Speed Link Transceiver Using VppSim
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 4, APRIL 2008 855 A Highly Digital MDLL-Based Clock Multiplier
- Techniques for High-Performance Digital Frequency Synthesis and Phase Control
- Behavioral Simulation of a 4th -Order CT Delta-Sigma
- 166 978-4-900784-04-8 2007 Symposium on VLSI Circuits Digest of Technical Papers A Low Jitter 1.6 GHz Multiplying DLL
- 966 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 4, APRIL 2006 A 1-MHZ Bandwidth 3.6-GHz 0.18-m
- Photonic subsampling analog-to-digital conversion of microwave signals at 40-GHz with
- A Single-Slope 80MS/s ADC using Two-Step Time-to-Digital Conversion
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 4, APRIL 2008 805 A 12-Bit, 10-MHz Bandwidth, Continuous-Time
- Techniques for Low Jitter Clock Multiplication Belal Moheedin Helal
- Fractional-N Frequency Synthesizer Design Using The PLL Design Assistant and CppSim Programs
- Behavioral Simulation of an Amplitude Resolution Improvement for an RF-DAC Employing PWM scheme
- CppSim/VppSim Primer for Cadence Michael H. Perrott
- Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science
- CppSim/VppSim Primer for Cadence Michael H. Perrott
- Behavioral Simulation of a High-Speed Link Transceiver Using VppSim
- 158 978-4-86348-165-7 2011 Symposium on VLSI Circuits Digest of Technical Papers A Programmable MEMS-Based Clock Generator with Sub-ps Jitter Performance
- A Multiphase PWM RF Modulator Using a VCO-Based Opamp in 45nm CMOS
- 6.973/Fall 2007, Prof. Vladimir Stojanovic Verilog-C++ co-simulation using VppSim Verilog-C++ co-simulation using VppSim
- NGspice Primer Within CppSim (Version 5) Framework
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS 1 An Amplitude Resolution Improvement of an
- 2776 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER 2008 A Low-Noise Wide-BW 3.6-GHz Digital 16
- CppSim/VppSim Primer Michael H. Perrott
