- A Low-Power Mixed-Signal Current-Mode DC-DC Converter Using a One-Bit DAC
- 206 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 1, JANUARY 2008 The Current Sharing Optimization of Paralleled
- Interfacial growth in HfOxNy gate dielectrics deposited using ,,C2H5...2N4Hf with O2 and NO
- SiGe HBTs for System on Chip Applications Wai Tung Ng, I-Shan Michael Sun, Huaping Edward Xu*, Hidenori Mochizuki, Masato Toita,
- Novel ultra-low power RF Lateral BJT on 801-CMOS compatible substrate
- Advanced SPICE Modeling of Large Power IGBT Modules R. Azar, F.Udrea, M.De Silva, G.Amaratunga W.T. Ng, F. Dawson W. Findlay, P. Waind
- Delay Time ConstantAnalysis for5 Optimization in RF Si/SiGeBipolar Devices
- SuperjunctionLDMOS with Drift Region Charge-Balanced by Distributed Hexagon P-islands
- BEAM STEERING SYSTEM FOR 3G AND 4G WIRELESS LAN APPLICATIONS
- An Optimized RESURF'LDMOS Power Device Module Compatible with Advanced Logic Processes
- CMOSCOMPATmLECOMPLEMENTARY W.T. Ng, and CAT. Salama
- Simulation, fabrication and characterization of a 3.3 V PROM array implemented in a 0.8 mm CMOS
- A Segmented Digital Pulse Width Modulator with Self-Calibration for Low-Power SMPS
- Nitrogen Distribution and Oxidation of HfOxNy Gate Dielectrics Deposited by MOCVD using [(C2H5)2N]4Hf with NO and O2
- Abstract--The implementation of a low-voltage Zero-Voltage-Switching Quasi-Square-Wave (ZVS-QSW) buck
- IEEE ELECTRON DEVICE LETTERS 1 A Novel Orthogonal Gate EDMOS Transistor
- Solid-State Electronics Vol. 33, No. 12, pp. 1569-1579,1990 0038-I101/90 $3.00+ 0.00 Printed in Great Britain.All rights reserved Copyright0 1990Perpmon Pressplc
- Advanced electrothermal Spice modelling of large power IGBTs
- 16 IEEE Canadian Review -Spring / Printemps 2003 1.0 Introduction
- High Speed CMOS Output Stage for Integrated DC-DC Converters Wai Tung Ng*, Marian Changl
- ai yi bi , ai and bi are constants. The optimal decom-position problem is to find y S such that B B1(y)B2 i.e. B2
- 1376 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY 2005 Lateral High-Speed Bipolar Transistors
- 710 IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, VOL. 40, NO. 3, MAY/JUNE 2004 Advanced SPICE Modeling of Large Power
- Ultrathin oxynitride formation by low energy ion implantation A. Khoueir and Z. H. Lu
- 1788 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 8, AUGUST 1999 A New Lateral Trench-Gate Conductivity
- IEEE ELECTRON DEVICE LETTERS, VOL. 18, NO. 2, FEBRUARY 1997 39 AC Hot-Carrier-Induced Degradation in
- A RF Lateral BJT on SOI for realization of RF SOI-BiCMOS I-Shan Michael Sun, Wai Tung Ng*, Hidenori Mochizuki, Koji Kanekiyo, Takaaki Kobayashi,
- RF Model of Lateral Bipolar Junction Transistor on Silicon-on-Insulator Substrate
- 2005 IEEE International SOI Conference Novel ultra-low power RF Lateral BJT on SOI-CMOS compatible substrate
- Beamforming System for 3G and 4G Wireless LAN Applications
- A Novel SOI Lateral Bipolar Transistor with 30GHz fmax and 27V BVCEO for RF Power Amplifier Applications
- WS1-3Proceedings of 2004 Intemational Symposium on Power Semiconductor Devices & ICs, Kitakyushu Precision Gate Drive Timing in a
- High-Efficiency Operation of High-Frequency DCDC Conversion for Next-Generation Microprocessors
- Advanced Electro-thermal SPICE Modelling of Large Power IGBTs
- ISCAS 2000 -IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland A Novel Mixed-Mode Adaptive Equalization System for
- GROWTH OF ULTRATHIN NITRIDE ON Si (100) BY RAPID THERMAL N2 TREATMENT
- 978-1-4244-1728-5/07/$25.00 2007 IEEE Abstract--In this paper, a floating RESURF EDMOS
- INTERNATIONAL SYMPOSIUM on POWER ELECTRONICS -Ee 2007
- A 100V, 3 Phase Gate Driver with integrated digital PWM Generation and Current Sampling
- So/id-State Electronics Vol. 33, No. 1, pp. 3946, 1990 0038-IlOl/90 $3.00+ 0.00 Printed in Great Britain.All rights reserved Copyright 0 1990 Pergamon Press plc
- Output Stages for Integrated DC-DC Converters and Power ICs
- POWER SEMICONDUCTORS Design of a rugged 60 V VDMOS transistor
- P-channel Schottky Injection Field Effect Transistors W.T. Ng, C. Andre T. Salama and Johnny KO.Sin
- Design and Optimization of a 40V, 0.35m Versatile HV-CMOS Technology
- Fast Dead-Time Locked Loops for a High-Efficiency Microprocessor-Load ZVS-QSW DCDC Converter
- CMOSET 2006Digitally Controlled SMPS 1University of Toronto
- 1560 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 22, NO. 4, JULY 2007 An EMI Reduction Technique for Digitally Controlled SMPS
- Development of a RF Bipolar Transistor in a Standard 0.35m CMOS Technology
- Student Paper Charitat Award Consideration CMOS Compatible 30V Orthogonal Gate EDMOS Transistors
- IEEE ELECTRON DEVICE LETTERS, VOL. 29, NO. 11, NOVEMBER 2008 1239 Observation and Utilization of Boron Segregation in
- Student Paper Charitat Award Consideration High Performance Low-Voltage Power MOSFETs with Hybrid Waffle
- A Dynamic Voltage Scaling Controller for Maximum Energy Saving Across Full Range of Load Conditions
- Integration of ComplementaryEDMOS in a Standard 0.35pm CMOS Technologyfor 40V
- Integrated Switched Mode Power Supplies Using Digital Controllers Wai Tung Ng, Olivier Trescases, and Guowen Wei,
- A Digitally Controlled Transient Suppression Method for Integrated DC-DC Converters
