- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 11, NOVEMBER 2006 2341 Vectorless Estimation of Maximum Instantaneous
- On Removing Multiple Redundancies in Combinational Circuits Shih-Chieh Chang David Ihsin Cheng Ching-Wei Yeh
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 1, JANUARY 2001 147 Short Papers_______________________________________________________________________________
- Power Estimation Starategies For A Low-Power Security Processor Yen-Fong Lee 1
- [3] S.C. Chang and M. MarekSadowska, ``Technology Mapping via Transformations of Func tion Graphs'', Proc. IEEE ICCD, 1992.
- 152 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 19, NO. 1, JANUARY 2000 Short Papers_______________________________________________________________________________
- Design and Design Automation of Rectification Logic for Engineering Change Cheng-Hung Lin*, Yung-Chang Huang*, Shih-Chieh Chang* and Wen-Ben Jone**
- of each circuit in the traditional factored form. Note that, here, the factored literal counts have been reduces by a very
- Removing multiple redundancies in combinational Shih-Chieh Chang, David lhsin Cheng and Ching-Wei Yeh
- Re-synthesis for Delay Variation Tolerance Shih-Chieh Chang
- Wire Reconnections Based on Implication Flow Graph Shih-ChiehChang, Zhong-Zhen Wu, and He-Zhe Yu
- IEEE TRANSACTIONS ON RELIABILITY, VOL. 52, NO. 4, DECEMBER 2003 435 Embedded Core Test Generation Using Broadcast
- 1096 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 18, NO. 8, AUGUST 1999 Efficient Boolean Division and Substitution
- The alternative wire technique attempts to replace a target wire by another wire without changing the logic functionality. In
- In this paper, we propose a layout driven synthesis approach for Field Programmable Gate Arrays (FPGAs). The approach attempts
- Logic Synthesis for Engineering Change Chihchang Lin KuangChien Chen
- VLSI DESIGN # 2001 OPA (Overseas Publishers Association) N.V. 2001, Vol. 00, No. 00, pp. 1 18 Published by license under
- September 1, 1999 1 Generally, there exist randompattern resistant faults that result in the poor fault coverage in
- Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation Ching-Hwa Cheng, Shih-Chieh Chang, Shin-De Li, Wen-Ben Jone, and Jinn-Shyan Wang*
- Local don't cares of an internal node expressed in terms of its immediate inputs are usually of interest. One can directly
- 1494 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 15, NO. 12, DECEMBER 1996 Perturb and Simplify: Multilevel Boolean
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 16, NO. 6, JUNE 1997 587 Postlayout Logic Restructuring
- Reducing test application time by scan flip-flops S.-C.Chang, K.-J.Lee, Z.-Z.Wu and W.-B.Jone
- Tree-structured LFSR synthesis scheme for pseudo-exhaustive testing of VLSl circuits
- 266 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 2, FEBRUARY 2001 Charge-Sharing Alleviation and Detection for CMOS
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 9, SEPTEMBER 2001 1159 Short Papers_______________________________________________________________________________
- Synthesis for Multiple Input Wire Replacement of a Gate: Theorems and ApplicationsDecember 27, 2001 1 Synthesis for Multiple Input Wire Replacement of a Gate
- #" 5" 6" #," #" 6" #,"
- Delay Variation Tolerance for Domino Circuits Kai-Chiang Wu, Cheng-Tao Hsieh, Shih-Chieh Chang
- 616 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 6, JUNE 2006 Power Minimization for Dynamic PLAs
- Scan Chain Fault Identification Using Weight-Based Codes for SoC Circuits S. Ghosh, K. W. Lai, W. B. Jone, S. C. Chang
- 1416 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 12, DECEMBER 2002 Crosstalk Alleviation for Dynamic PLAs
- Circuit Optimization by Rewiring Shih-Chieh Chang, Member, IEEE, Lukas P.P.P. van Ginneken, Member, IEEE, and
