- Towards Multi-application Workload Modeling in Sesame for System-level Design Space Exploration
- Form Method Syst Des DOI 10.1007/s10703-006-0021-2
- Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 1 Electronic System-Level Synthesis Methodologies
- RAPID: RAPid Interpretation of Data A.D. Pimentel L.O. Hertzberger
- Towards Design Space Exploration for Biological Systems
- rSesame -A Generic System-Level Runtime Simulation Framework for Reconfigurable
- Visualization of Multi-Objective Design Space Exploration for Embedded Systems
- Modeling of Intra-task Parallelism in Sesame Andy D. Pimentel, Frank P. Terpstra, Simon Polstra, and Joe E. Coffland
- Simulation of a Mesh of Clos Wormhole Network A.D. Pimentel L.O. Hertzberger
- Simulation of a Mesh of Clos Wormhole Network A.D. Pimentel L.O. Hertzberger
- The Mermaid Architectureworkbench for Multicomputers A.D. Pimentel L.O. Hertzberger
- A Mixed-level Co-simulation Method for System-level Design Space Exploration Mark Thompson Andy D. Pimentel Simon Polstra Cagkan Erbas
- A Framework for Rapid System-level Exploration, Synthesis, and Programming of Multimedia MP-SoCs
- A Computer Architecture Workbench ACADEMISCH PROEFSCHRIFT
- Abstract Workload Modelling in Computer Architecture Simulation A.D. Pimentel L.O. Hertzberger
- 0018-9162/01/$17.00 2001 IEEE November 2001 57 C O V E R F E A T U R E
- Evaluating the Design of Biological Cells Using a Computer Workbench Tessa E. Pronk
- IDF Models for Trace Transformations: A Case Study in Computational Refinement
- A Software Framework for Efficient System-level Performance Evaluation of Embedded Systems
- Static Priority Scheduling of Event-Triggered Real-Time Embedded Systems Cagkan Erbas
- System-Level Design Space Exploration of Dynamic Reconfigurable Architectures
- On the Calibration of Abstract Performance Models for System-level Design Space Exploration
- System-level MP-SoC Design Space Exploration Using Tree Visualization
- J.T.J. van Eijndhoven, F.W. Sijstermans*, K.A. Vissers, E.J.D. Pol, M.J.A. Tromp*, P. Struik, R.H.J. Bloks, P. van der Wolf, A.D. Pimentel**, H.P.E. Vranken
- A Trace-based Scenario Database for High-level Simulation of Multimedia MP-SoCs
- On Hybrid Abstraction-level Models in Architecture A.W. van Halderen A. Belloum A.D. Pimentel L.O. Hertzberger
- This article has been submitted to the HPCN Europe 1995 conference in Milano, Italy. Modelling and Evaluation Research in MIMD ArchItecture Design
- Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, 1(1), 125 (2002) On Modeling Intra-task Parallelism in Task-level
- J Sign Process Syst DOI 10.1007/s11265-008-0301-8
- Signature-based Calibration of Analytical Performance Models for System-level Design Space Exploration
- Journal of Signal Processing Systems 50, 99114, 2008 * 2007 Springer Science + Business Media, LLC. Manufactured in The United States.
- Hindawi Publishing Corporation EURASIP Journal on Embedded Systems
- This article was published in an Elsevier journal. The attached copy is furnished to the author for non-commercial research and
- IEEE TRANSACTIONS ON COMPUTERS , VOL. 55, NO. 2, FEBRUARY 2006 1 A Systematic Approach to Exploring Embedded
- 358 IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, VOL. 10, NO. 3, JUNE 2006 Multiobjective Optimization and Evolutionary
- Towards Efficient Design Space Exploration of Heterogeneous Embedded Media Systems
- A High-Level Power Model for MPSoC on FPGA Roberta Piscitelli and Andy D. Pimentel
- Abstract--The design of today's embedded systems involves a complex Design Space Exploration (DSE) process. Typically,
- VMODEX: A Visualization Tool for Multi-Objective Design Space Exploration
- NASA: A Generic Infrastructure for System-level MP-SoC Design Space Exploration
- Scenario-Based Design Space Exploration of MPSoCs Peter van Stralen and Andy Pimentel
- Evaluation of Runtime Task Mapping Heuristics with rSesame -A Case Study
- Visualization of Computer Architecture Simulation Data for System-level Design Space Exploration
- Signature-Based Calibration of Analytical System-Level Performance Models
- Signature-based Microprocessor Power Modeling for Rapid System-level Design Space Exploration
- A Case for Visualization-integrated System-level Design Space Exploration
- A High-Level Programming Paradigm for SystemC Mark Thompson and Andy D. Pimentel
- An IDF-based Trace Transformation Method for Communication Refinement
- Performance Evaluation of the LH*lh Scalable, Distributed Data Structure for a Cluster of Workstations
- The Artemis Architecture Workbench A.D. Pimentel
- Evaluation of LH*LH for a Multicomputer Architecture Andy D. Pimentel and Louis O. Hertzberger
- A Combined Hardware/Software Solution for Stream Prefetching
- Runtime Visualization of Computer Architecture Simulations H.C. Kok, A.D. Pimentel, L.O. Hertzberger
- DISTRIBUTED SIMULATION OF MULTICOMPUTER ARCHITECTURES WITH MERMAID A.D. Pimentel L.O. Hertzberger
- Mermaid : Modelling and Evaluation Research in MIMD ArchItecture Design
- Daedalus: Toward Composable Multimedia MP-SoC Design H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel,
- Techniques and Visualization Approaches for Analyzing Local and Global Pareto Optimal Sets in Multi-Objective Design Space Exploration
- UTILIZING SYNTHESIS METHODS IN ACCURATE SYSTEM-LEVEL EXPLORATION OF HETEROGENEOUS EMBEDDED SYSTEMS
- Hardware versus Hybrid Data Prefetching in Multimedia Processors: A Case Study
- A Multiobjective Optimization Model for Exploring Multiprocessor Mappings of Process Networks
- An Architecture Workbench for Multicomputers A.D. Pimentel L.O. Hertzberger
- Evaluation of a Mesh of Clos Wormhole Network A.D. Pimentel L.O. Hertzberger
- Rapid Evaluation of Instantiations of Embedded Systems Architectures: a Case Study
- Int. J. Embedded Systems, Vol. 3, No. 3, 2008 181 Copyright 2008 Inderscience Enterprises Ltd.
- Design Metrics and Visualization Techniques for Analyzing the Performance of MOEAs in DSE
- A High-Level Power Model for MPSoC on FPGA Roberta Piscitelli, Student Member, IEEE, and Andy D. Pimentel Senior Member, IEEE
- Towards an ESL Design Framework for Adaptive and Fault-tolerant MPSoCs: MADNESS or not?
- VMODEX: A Novel Visualization Tool for Rapid Analysis of Heuristic-Based Multi-Objective Design Space Exploration of
- Hindawi Publishing Corporation VLSI Design
- Fast Scenario-Based Design Space Exploration using Feature Selection
