- IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 16, NO. 2, MARCH 2005 355 Self-Organizing Learning Array
- 162 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, VOL. CAS-30, NO. 10, OCTOBER 1983 this case weakly causal systems can be used. We will not go into Multiport Approach to Multiple-Fault Location in
- ilj-':l ' . ' r t , 1;I ; r r , ' { , ' . -; ri. ' . c' , , , : . . 1 :j , j : J ; , ; l . l -: t l l , r ' : ' . ' l l
- ARTIFICIAL NEURAL NETWORK FOR TESTING ANALOG CIRCUITS
- Multiple Fault Diagnosis of Analog Circuits Based on Large Change Sensitivity Analysis
- Fusing Marginal Reducts for HRR Target Identification Dale E. Nelson
- A DBCOMPOSITIONAPPROACHFOR PARAMETER IDDNTIFICATION IN LARGDSCALDNETWORKS
- CIRCUII THEORY AND APPLICATIONS.vOL. 8.407+17 r1980i HIERARCHIC DECOMPOSITION METHOD FOR THE
- Dynamically Reconfigurable Neuron Architecture for the Implementation of Self-Organizing Learning Array
- Abstract--Motivated learning is a new machine learning approach that extends reinforcement learning idea to dynamically changing,
- Proc. ISCAS, Rooe, Ita1y, May 1982 A HIERARCHICALDECOMPOSITION
- Motivation in Embodied Intelligence Janusz A. Starzyk
- A DECOMPOSITION APPROACH FOR PARAMETER IDENTIFICATION IN LARGE SCALE NETWORKS
- 350 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 48, NO. 3, MARCH 2001 A DCDC Charge Pump Design Based
- Cost-Oriented Design of a 14-bit Current Steering DAC Macrocell Janusz A. Starzyk
- Tolerancesin SymbolicNetworkAnalysis J.A. Starzykr andE. Sliua**
- Self-Organizing Learning Array and Its Application to Economic and Financial Problems
- Design of a Self-Organizing Learning Array System Janusz Starzyk Tsun-Ho Liu
- Analog Circuits for Self-Organizing Neural Networks Based on Mutual Information Janusz Starzyk and Liang Jing
- Fast Direct GPS Signal Acquisition Using FPGA Janusz Starzyk*
- The Journal of Supercomputing, 19(1), 105127, 2001 2001 Kluwer Academic Publishers. Manufactured in The Netherlands.
- A LOW POWER VOLTAGE BASED WINNER-TAKE-ALL CIRCUIT FOR ANALOG NEURAL NETWORKS
- Sparse Coding in Sparse Winner Networks Janusz A. Starzyk1
- CIR('UIT THEORY AND APPLICATIONS. VOL. I]. 2]_37 (I984) EVALUATION OF FAULTY ELEMENTS WITHIN
- Abstract--When data sets are analyzed, statistical pattern recognition is often used to find the information hidden in the data. Another approach to information discovery is data mining. Data mining is concerned with finding previously undiscovered relati
- FAULTISOLATIOI'IIN LIIIEAR AIIALOGCIRCUITS USING THE L1 IIORM J . i i . B a n d l -e r , F e l l o r + , I E E E , R . l . ' l. B i e r n a c k i ,
- D'iagnosabi1i ty of Analog Circuits A GraphTheoretlcal Approach
- OPTIMIZED INTERCONNECTIONS IN PROBABILISTIC SELF-ORGANIZING LEARNING
- Motivated Learning for Computational Intelligence
- AnalogMethodsfor Computer-AidedCircuit
- MULTIPLE FAULT DIAGNOSIS OF ANALOG CIRCUITS BY LOCATING AMBIGUITY GROUPS OF TEST EQUATION
- Averaging Correlation for C/A Code Acquisition and Tracking in Frequency Domain
- A software program for ambiguity group determination in low testability analog circuits
- Software Simulation of a Self-Organizing Learning Array System Janusz Starzyk Zhen Zhu
- Designing and Mapping of a Turbo Decoder for 3G Mobile Systems Using Dynamically Reconfigurable Architecture
- A Self-Organizing Approach to Episodic Memory Modeling Wenwen Wang, Budhitama Subagdja, Ah-Hwee Tan, Senior Member, IEEE
- A Perspective on Machine Consciousness Dilip K. Prasad
- AutomatedTestingUsingCircuit Decomposition JanuszA. Starzykand HongDai*
- Agnies zka Kodczykowska* Centre National d
- COTIPUTER JUSTII'ICATION OF THE UP\tr'ARDTOPOLOGICAL ANALYSIS OF FLOW-GRAPHS
- P r o c . I S C A S , ) , l e w D o r r B e a c h , C A , M a y 1 9 8 3 DESIGI'IOF TESTSFOR PARAMETEREVALUATIONWITHIN RftOTE
- Thls paper preoents an efflcLent technlque for the element evaluation in a 1arge grld resistlve
- ^^-,,_^lhir_^?,1pgr .dlresgesthe problemof fault diagnosisin
- FAUTTDIAGNOSISANDCATIBRATIONOF TARGEANALOGCIRCUITS JanuszA. StarzykandHongDai
- LOCATIONOF FAULTRECIONSIN ANALOGCIRCUITS J.A. Starzyk, Senior Member,IEEE and J.l{. Bandler' Fe}1ow' IEEE
- P r o c . I S C A S , P h i l a d e l p t r i a , P A , I l a y 1 9 8 7 An effect of networktopologyon the testabi-
- P r o c . I S C A S , R o m e , I t a 1 y , M a y 1 9 8 2 NODAL APPROACH TO MULTIPLE-FAULTLOCATIONIN ANALOGCTRCUTTS
- NoninvasiveVoltageMeasurementThrough an On-chip Test Structure HongDai andMichaelChoo
- SENSITIVITYBASEDTESTINGOFNONLINEARCIITCUITS JanuszA. StarzykandHongDai
- $iEnal-flow-graphanalysisby decompositionmethod
- SUFFICIENCYOF THETOPOLOGICALCONDITIONIN DESIGNFORTESTABILITY J.A. Starzyk
- SYi\II]OI-IC NNNI-YSIS O'.' I,A}iCIIi I,I,S N]I'1'\\IOI1I
- [' . , C1'1-)ir1ci Testingof analogdynamicsystemsbasedon integral
- TIME DOMAIN TDSTINC OF JanuszA. StarzykandIlongDai
- TOPOLOGICALCONDITIONSFOR ELEI"IENTEVALUATION Janusz A. Starzyk and MohamedA. El-Gamal
- IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 19, NO. 6, JUNE 2008 983 Optimized Approximation Algorithm in Neural
- Robust Optical Flow EstimationUsing Invariant Feature Department of Electrical Engineering & Comp. Science,
- Neural Network with Memory and Cognitive Functions Janusz A. Starzyk, and Yue Li
- A SIMULATION PROGRAM EMPHASIZED ON DC ANALYSIS OF VLSI CIRCUITS: SAMOC
- 888 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 50, NO. 4, AUGUST 2001 Nonrandom Quantization Errors in Timebases
- An Entropy-based Learning Hardware Organization Using FPGA Janusz Starzyk and Yongtao Guo
- International Journal of Machine Consciousness World Scientific Publishing Company
- Hybrid Pipeline Structure for Self-Organizing Learning Array
- Tolerancesin SymbolicNetworkAnalysis J.A. Starzyk, and E. Sliwa**
- Date 12/01/02 2:56 PM Iterative Wavelet Transformation and Signal Discrimination for HRR Radar
- ORIGINAL ARTICLE GPS signal acquisition using the repeatability of successive code
- OPTIMIZING NUMBER OF HIDDEN NEURONS IN NEURAL NETWORKS Yinyin Liu, Janusz A. Starzyk, Zhen Zhu
- In preparation for IJCNN10 Abstract--In this paper, we present a novel biologically-inspired
- 302 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, VOL. CAS-33, NO. 3, MARCH 1986 Flowgraph Analysis of Large Electronic
- ENGINEERING EDUCATION IN POLAND Roman Morawski, Brian Manhire* and Janusz Starzyk*
- SOLAR AND ITS HARDWARE DEVELOPMENT Janusz Starzyk, Yongtao Guo and Zhineng Zhu
- 1460 IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 17, NO. 6, NOVEMBER 2006 Associative Learning in Hierarchical
- UNCLASSIFIED UNCLASSIFIED
- A DECOMPOSITION METHOD FOR ANALOG FAULT LOCATION
- JOURNAL OF ELECTRONIClESTING: Theorl'andApplications,l. l8l-195 (1991) O 1992Kluwer AcademicPublishers.Boston.Manufacturedin The Netherlands.
- Bounding box sixe: 100 pixels in x direction
- Associative Learning in Hierarchical Self Organizing Learning Arrays
- Abstract--Motivated learning (ML) is a new biologically inspired machine learning method. It is the combination of a
- Hardware Implementation for Fast Convolution with a PN Code Using Field Programmable Gate Array
- 196 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 51, NO. 1, JANUARY 2004 A Cost-Effective Approach to the Design and Layout of a
- Reduct Generation in Information Systems Janusz Starzyk
- A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 54, NO. 7, JULY 2007 571 Low-Power Tunable Analog Circuit Blocks Based on
- A generalized fault diagnosis in dynamic analog circuits D. Liu and J. A. Starzyk*, +
- Online Dynamic Value System for Machine and Janusz A. Starzyk2
- EVOLVABLE BINARY ARTIFICIAL NEURAL NETWORK FOR DATA CLASSIFICATION
- Advanced Feature Selection Methodology for Automatic Target Recognition Dale E. Nelson
- A New Approach to Multiple Fault Diagnosis in Linear Analog Circuits J. A. Starzyk and D. Liu
- Proc. Ef,CTD,Sturrgarr, Septenber 1983 A UN]FIED DCOI4FJSITIONAPPROACHFOR FAULT LOCATION1N LARCEANALOGCIRCUITS
- Figure 1. The DG-MOSFET device structure (top) used in this work has a gate length Lg=100nm, a body thickness tSi=10nm and oxide thickness
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,VOL. CAS-31,NO.7, JULY 1984 609 A Unified Decomposition Approach for
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 47, NO. 8, AUGUST 2000 1125 Finding Ambiguity Groups in Low Testability Analog
- Statistical Approach to Clustering in Pattern Recognition Yujing Zeng
- 298 IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 15, NO. 2, MARCH 2004 Dynamic Probability Estimator for Machine Learning
- 754 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 53, NO. 3, JUNE 2004 Entropy-Based Optimum Test Points Selection
- 52 IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS--PART A: SYSTEMS AND HUMANS, VOL. 33, NO. 1, JANUARY 2002 Iterated Wavelet Transformation and Signal
- IEEE TRANSACTIONS ON POWER DELIVERY 1 A Self-Organizing Learning Array System for Power
- Self-Organizing Learning Array and its Application to Economic and Financial
- Janusz A. Starzyk Topological Analysis and Diagnosis of Analog Circuits
- HIGHLY PABALLEL ADAPTIVE FILTER Janusz A. Starzyk and Mohammad Eshghi
- ANALOG VLSI DESIGN OF MULTI-PHASE VOLTAGE DOUBLERS WITH FREQUENCY REGULATION
- Challenges of Embodied Intelligence (Invited Paper)
- Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems
- Fast Communication Mechanisms in Coarse-grained Dynamically Reconfigurable Array Architectures
- A DYNAMICALLY RECONFIGURABLE SYSTEM-ON-A-CHIP ARCHITECTURE FOR FUTURE MOBILE
- This work was supported by the Air Force Research Lab #OSP 97145 F33615-96-2-1945 M#1
- Dynamically Self-Reconfigurable Machine Learning Structure for FPGA Implementation
- High Range Resolution Radar Extensions to Rough Set Theory for Automatic Target Recognition
- Multiple Fault Diagnosis of Analog Circuits Based on Large Change Sensitivity Analysis
- Water Resource Planning and Management using Motivated Machine JANUSZ STARZYK
- 0-7803-6661-1/01/$10.00 c2001 IEEE A Method for Multiple Fault Diagnosis in Analog Circuits
- IEEE Instrumentation and Measurement Technology Conference
- P-code Generator FPGA Design for Direct GPS P (Y)-Code Acquisition
- Piecewise Linear Approach: a New Approach in Automatic Target Recognition
- REAL-TIME ACQUISITION AND TRACKING FOR GPS Abdulqadir Alaqeeli, Janusz Starzyk, Frank van Graas
- Motivated Learning for the Development of Autonomous Systems$ Janusz A. Starzyka
- A New Method to Compensate Quantized Time-Base Nonlinearity of Sampling Instruments
- Diakopticand large changesensitivityanalysis G.N.Stenbakken
- DIRECT SYMBOLIC ANALYSIS OF LARGE ANALOG NETWORKS Janusz A. Starzyk and Jun Zou
- Fault Diagnosis in Mixed-Signal Low Testability System Jing Pang Janusz A. Starzyk
- Use of nano-scale double-gate MOSFETs in low-power tunable current mode analog circuits
- 658 IEEE TRANSACTIONSON COMPUTER-AIDEDDESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 13, NO. 5, MAY 1994 able to map each input noncode word to an output noncode
- Compact Tunable Current-Mode Analog Circuits Using DGMOSFETs Hesham F A Hamed, Savas Kaya and Janusz Starzyk
- A Hierarchical Self-organizing Associative Memory for Machine Learning
- 410 IEEETRANSACTIONSON CIRCUITSAND SYSTEMS,VOL. CAS-31,NO. 4, APRIL 1984 Upward Topological Analysis of Large Circuits Using
- by the reversal transformation T, we can restrict rd0) < m(L -l) without missing any equivalent code group.
- Reduct Generation in Information Systems Janusz Starzyk
- An Organization of the Test Bus for Analog and Mixed-Signal Systems
- J.A. Starryk Electrical & Comprter Eng. Dept.
- LOCATING STUCK FAULTS IN ANALOG CIRCUITS J. A. Starzyk and D. Liu
- An Entropy BasedApproach for Test Point Selection JanuszA. StarzykandZhi-HongLru
