Haynal, Steve - Department of Electrical and Computer Engineering, University of California at Santa Barbara

E-print Network

FAQ • HELP • SITE MAP • CONTACT US

Powered by Explorit

Advanced Search

Haynal, Steve - Department of Electrical and Computer Engineering, University of California at Santa Barbara

Traditional bit-serial multipliers present one or more clock cycles of data latency. When combined with addition operations,
Epoch 3.2.2: Experiences of a First-Time User
fabrication, over 10 megabytes of data produced flawless results in over 30 hours of simulation time. Complete SPICE electrical simulation was not attempted because of the size, 53,458 transistors, of the design.