- On extending slicing floorplans to handle L/T-shaped modules and abutment constraints
- 800 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 6, JUNE 2001 [14] J. A. Waicukauski, E. Lindbloom, B. K. Rosen, and V. S. Iyengar, "Tran-
- Area Reduction by Deadspace Utilization on Interconnect Optimized Floorplan
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 30, NO. 1, JANUARY 2011 85 Simultaneous Handling of Symmetry, Common
- Complexity of 3-D Floorplans by Analysis of Graph Cuboidal Dual Hardness
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 4, APRIL 2010 607 Multivoltage Floorplan Design
- Block flipping and white space distribution for wirelength minimization Chiu-Wing Sham a,,1
- Author's personal copy INTEGRATION, the VLSI journal 41 (2008) 306316
- 1648 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 9, SEPTEMBER 2007 Wire Retiming Problem With Net
- Selected best papers from ETS'06 Test scheduling for built-in self-tested embedded
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 7, JULY 2004 735 Placement Constraints in Floorplan Design
- 952 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 7, JULY 2003 [13] W. Kunz, D. Stoffel, and P. R. Menon, "Logic optimization and equiva-
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 4, APRIL 2003 457 Twin Binary Sequences: A Nonredundant
- 652 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 5, MAY 2003 the cluster(v) if the area of cluster(v) [ group(u;w)
- 272 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 19, NO. 2, FEBRUARY 2000 [3] C. J. Alpert, J.-H. Huang, and A. B. Kahng, "Multilevel circuit
- Obstacle-avoiding Rectilinear Steiner Minimum Tree Construction: An Optimal Approach
- Practical Placement and Routing Techniques for Analog Circuit Designs Linfu Xiao, Evangeline F.Y. Young Xiaoyong He, K.P. Pun
- Droplet-Routing-Aware Module Placement for Cross-Referencing Biochips
- A Dual-MST Approach for Clock Network Synthesis Jingwei Lu Wing-Kai Chow Chiu-Wing Sham Evangeline F.Y. Young
- Generation of Optimal Obstacle-avoiding Rectilinear Steiner Minimum Tree
- Analog Placement with Common Centroid and 1-D Symmetry Constraints Linfu Xiao Evangeline F.Y. Young
- Obstacle-avoiding Rectilinear Steiner Tree Construction Liang Li and Evangeline F. Y. Young
- Network Flow-based Power Optimization under Timing Constraints in MSV-driven Floorplanning
- 3-D Floorplanning Using Labeled Tree and Dual Sequences Renshen Wang
- Voltage Island-Driven Floorplanning Qiang Ma and Evangeline F. Y. Young
- Optimal Cell Flipping in Placement and Floorplanning Chiu-wing Sham
- Retention-Aware Test Scheduling for BISTed Embedded SRAMs Qiang Xu, Baosheng Wang and F. Y. Young
- Block Alignment in 3D Floorplan Using Layered TCG Jill H.Y. Law
- Shuttle Mask Floorplanning with Modified Alpha-Restricted Grid
- Multi-Bend Bus Driven Floorplanning Jill H.Y.Law
- Performance-driven Register Insertion in Placement Dennis K. Y. Tong
- Clustering Based Acyclic Multi-way Partitioning Eric S. H. Wong
- Congestion Estimation with Buffer Planning in Floorplan Design Chiu-Wing Sham, Wai-Chiu Wong and Evangeline F. Y. Young
- Floorplan Area Minimization using Lagrangian Relaxation F.Y. Young', Chris C.N. Chu2, W.S. Luk3 and Y.C. Wang"
- SLICING FLOORPLANS WITH BOUNDARY CONSTRAINT F.Y. Young and D.F. Wong
- SLICING FLOORPLANS WITH PRE-PLACED MODULES* F.Y. Young and D.F. Wong
- HOW GOOD ARE SLICING FLOORPLANS? F. Y. Young and D.F. Wong
- On the Construction of Universal Series-Parallel Functions for Logic Module Design
- Non-Rectangular Shaping and Sizing of Soft Modules in Floorplan Design Chris C.N. Chu
- Multi-Voltage Floorplan Design with Optimal Voltage Assignment
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 18, NO. 9, SEPTEMBER 1999 1385 Slicing Floorplans with Boundary Constraints
- Retiming with Interconnect and Gate Delay Chris Chu, Evangeline F. Y. Young, Dennis K. Y. Tong, and Sampath Dechu
- Optimizing Wirelength and Routability by Searching Alternative Packings in
- Congestion Prediction in Early Stages Chiu-wing Sham
- TCG-Based Multi-Bend Bus Driven Floorplanning Tilen Ma Evangeline F.Y. Young
- Analog Placement with Common Centroid Constraints Qiang Ma, Evangeline F. Y. Young
- Routability Driven Floorplanner with Buffer Block Planning Chiu Wing Sham
- Temporal Logic Replication for Dynamically Reconfigurable FPGA Partitioning
- Fixed-outline Thermal-aware 3D Floorplanning , Subarna Sinha
- An Exact Algorithm for the Construction of Rectilinear Steiner Minimum Trees among Complex Obstacles
- Area Reduction on Interconnect Optimized Floorplan using Deadspace Utilization
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 1, JANUARY 2004 71 Nonrectangular Shaping and Sizing of Soft Modules
- CrossRouter: A Droplet Router for Cross-Referencing Digital Microfluidic Biochips Zigang XIAO Evangeline F.Y. Young
- SLICING FLOORPLANS WITH RANGE CONSTRAINT* F. Y. Young and D.F. Wong
- Local Clock Skew Minimization Using Blockage-aware Mixed Tree-Mesh Clock Network Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, Tao Huang, Haitong Tian and Evangeline F.Y. Young
- 470 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 4, APRIL 2003 Routability-Driven Floorplanner With
- Post-Placement Voltage Island Generation Royce L.S. Ching, Evangeline F.Y. Young,
- Fast Buffer Planning and Congestion Optimization in Interconnect-driven Floorplanning
- A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees
- Twin Binary Sequences: A Non-Redundant Representation
- How Good Are Slicing Floorplans? F.Y. Young and D.F. Wong
- Physical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications
- Congestion Prediction in Early Stages of Physical Design
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 30, NO. 2, FEBRUARY 2011 167 Bus Matrix Synthesis Based on Steiner Graphs for
- Interconnect-Driven Floorplanning by Searching Alternative Packings Chiu-wing Sham Evangeline F. Y. Young Hai Zhou
