- GATE TRIGGERING: A NEW FRAMEWORK FOR MINIMIZING GLITCH POWER DISSIPATION IN STATIC CMOS ICs AND ITS ILP-BASED OPTIMIZATION
- COMPARISON AND ANALYSIS OF DELAY ELEMENTS Nihar R. Mahapatra
- MEMORY SYSTEM COMPRESSION AND ITS BENEFITS Jiangjiang Liu, Nihar R. Mahapatra, Krishnan Sundaresan, Srinivas Dangeti
- The Potential of Compression to Improve Memory System Performance, Power Consumption, and Cost
- In Proceedings of the 29th Annual International Symposium on Fault-Tolerant Computing (FTCS-29), Madison, WI, Jun. 15-18, 1999.
- IEEE TRANSACTIONS ON COMPUTERS, VOL. 46, NO. 9, SEPTEMBER 1997 997 Node-covering, Error-correcting Codes
- Adaptive Quality Equalizing: High-Performance Load Balancing for Parallel Branch-and-Bound
- EFFICIENT TECHNIQUES BASED ON GATE TRIGGERING FOR DESIGNING STATIC CMOS ICs WITH VERY LOW GLITCH POWER DISSIPATION
