- QCA Physical Design With Crossing Minimization Wook Jin Chung, Brian Smith, and Sung Kyu Lim
- TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization
- Multi-layer Floorplanning for Reliable System-on-Package Pun Hang Shiu, Ramprasad Ravichandran, Siddharth Easwar, and Sung Kyu Lim
- Power-Supply-Network Design in 3D Integrated Systems
- Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study
- 3D Floorplanning with Thermal Vias Eric Wong and Sung Kyu Lim
- Co-Optimization of Signal, Power, and Thermal Distribution Networks for 3D ICs
- Routing Optimization of Multi-modal Interconnects In 3D ICs Young-Joon Lee and Sung Kyu Lim
- Hierarchical Placement for Large-scale FPAA I. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, and David Anderson
- Partitioning and Placement for Buildable QCA Circuits
- SIMULTANEOUS DELAY AND POWER OPTIMIZATION IN GLOBAL PLACEMENT Mongkol Ekpanyapong, Karthik Balakrishnan, Vidit Nanda, and Sung Kyu Lim
- Global Bus Route Optimization with Application to Microarchitectural Design Exploration
- Thermal Optimization in Multi-Granularity Multi-Core Floorplanning
- DAC.COM KNOWLEDGE CENTER ARTICLE www.dac.com
- INTEGRATION, the VLSI journal 38 (2005) 541548 Automatic cell placement for quantum-dot cellular automata$
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 6, JUNE 2006 1075 Traffic: A Novel Geometric Algorithm for Fast
- Net and Pin Distribution for 3D Package Global Routing Jacob R. Minz, Mohit Pathak, and Sung Kyu Lim
- Automatic Cell Placement for Quantum-dot Cellular Ramprasad Ravichandran
- Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design
- Wire Congestion And Thermal Aware 3D Global Placement
- Partitioning and Placement for Buildable QCA Circuits
- Placement for Configurable Dataflow Architecture Mongkol Ekpanyapong, Michael Healy, and Sung Kyu Lim
- Thermal and Crosstalk-Aware Physical Design For 3D System-On-Package Jacob Minz, Eric Wong, and Sung Kyu Lim
- Mapping Algorithm for Large-scale Field Programmable Analog Array
- MILP-based Placement and Routing for Dataflow Architecture
- Reliability-aware Floorplanning for 3D Circuits Jacob Minz, Eric Wong, and Sung Kyu Lim
- Statistical Bellman-Ford Algorithm With An Application to Retiming
- Optical Routing for 3D System-On-Package Jacob R. Minz, Somaskanda Thyagaraja, and Sung Kyu Lim
- An Efficient Computation of Statistically Critical Sequential Paths Under Retiming
- Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling
- Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs Eric Wong and Sung Kyu Lim
- Automatic Layout Generation of RF Embedded Passive Designs Mohit Pathak, Satya Vadlamudi, Josh Beaver, and Sung Kyu Lim
- Thermal-aware Steiner Routing for 3D Stacked ICs Mohit Pathak and Sung Kyu Lim
- A Study of Stacking Limit and Scaling in 3D ICs: An Interconnect Perspective Michael B. Healy and Sung Kyu Lim
- TSV-aware Interconnect Length and Power Prediction for 3D Stacked ICs
- Slew-Aware Clock Tree Design for Reliable Subthreshold Jeremy R. Tolbert, Xin Zhao, Sung Kyu Lim, and Saibal Mukhopadhyay
- Power Delivery System Architecture for Many-Tier 3D Systems Michael B. Healy and Sung Kyu Lim
- Through-Silicon-Via-aware Delay and Power Prediction Model for Buffered Interconnects in 3D ICs
- Enabling 3D Integration Through Optimal Topography Dae Hyun Kim1, Yen-Kuan Wu2, Rasit Onur Topaloglu3, and Sung Kyu Lim1
- Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors
- A Study of IR-drop Noise Issues in 3D ICs with Through-Silicon-Vias
- Robust Clock Tree Synthesis with Timing Yield Optimization for 3D-ICs
- Signal Integrity Analysis and Optimization for 3D ICs Chang Liu, Taigon Song and Sung Kyu Lim
- A Novel TSV Topology for Many-Tier 3D Power-Delivery Networks
- Scan Chain and Power Delivery Network Synthesis for Pre-Bond Test of 3D ICs
- TSV Stress-aware Full-Chip Mechanical Reliability Analysis and Optimization for 3D IC
- Power and Slew-aware Clock Network Design for Through-Silicon-Via (TSV) based 3D ICs
- Microarchitectural Floorplanning Under Performance and Thermal Tradeoff
- Design Method and Test Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D
- Power Supply Noise-aware 3D Floorplanning for System-On-Package
- Through-Silicon-Via Aware Interconnect Prediction and Optimization for 3D Stacked ICs
- Decoupling Capacitor Planning With Analytical Delay Model on RLC Power Grid
- A Global Router for System-on-Package Targeting Layer and Crosstalk Minimization
- Decoupling Capacitor Planning and Sizing For Noise and Leakage Reduction*
- Buffered Clock Tree Synthesis for 3D ICs Under Thermal Variations
- QCA Channel Routing With Wire Crossing Minimization Brian Stephen Smith
- Physical Layout Automation for System-On-Packages Ramprasad Ravichandran, Jacob Minz, Mohit Pathak, Siddharth Easwar, and Sung Kyu Lim
- A NOVEL GEOMETRIC ALGORITHM FOR FAST WIRE-OPTIMIZED FLOORPLANNING
- Rapid Prototyping of Large-scale Analog Circuits With Field Programmable Analog Array
- A Study of Signal Integrity Issues in Through-Silicon-Via-based 3D ICs
- Performance-driven Global Placement via Adaptive Network Characterization Mongkol Ekpanyapong and Sung Kyu Lim
- 3D Integration 532 0740-7475/05/$20.00 2005 IEEE Copublished by the IEEE CS and the IEEE CASS IEEE Design & Test of Computers
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 9, SEPTEMBER 2009 1373 Performance and Thermal-Aware Steiner Routing
- Bus-Aware Microarchitectural Floorplanning Dae Hyun Kim Sung Kyu Lim
- Timing Analysis and Optimization for Many-Tier 3D ICs
- Effective Thermal Via and Decoupling Capacitor Insertion For 3D System-On-Package Eric Wong, Jacob Minz, and Sung Kyu Lim
- Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs
- Module Placement for Power Supply Noise and Wire Congestion Avoidance in 3D Packaging
- A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design
- Co-Design of Signal, Power, and Thermal Distribution Networks for 3D ICs
- Multi-functional Interconnect Co-optimization for Fast and Reliable 3D Stacked ICs
- Co-design of Reliable Signal and Power Interconnects in 3D Stacked ICs
- Placement and Routing of RF Embedded Passive Designs In LCP Substrate Mohit Pathak, Souvik Mukherjee, Madhavan Swaminathan, Ege Engin, and Sung Kyu Lim
- Buffered Clock Tree Sizing for Skew Minimization Under Power and Thermal Budgets Krit Athikulwongse, Xin Zhao, and Sung Kyu Lim
- Full-Chip TSV-to-TSV Coupling Analysis and Optimization , Taigon Song1
- Wire-driven Microarchitectural Design Space Exploration Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee
- A Study of Through-Silicon-Via Impact on the 3D Stacked Dae Hyun Kim, Krit Athikulwongse, and Sung Kyu Lim
- Through-Silicon-Via Management during 3D Physical Design: When to Add and How Many?
- 906 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 8, AUGUST 2006 Transactions Briefs
- Integrated Retiming and Simultaneous Vdd/Vth Scaling For Total Power Minimization
- Layer Assignment for Reliable System-on-Package Jacob R. Minz and Sung Kyu Lim
- Electromigration Modeling and Full-chip Reliability Analysis for BEOL Interconnect in TSV-based 3D ICs
- Full-Chip Through-Silicon-Via Interfacial Crack Analysis and Optimization for 3D IC
- Ultra-high I/O Density Glass/Silicon Interposers for High Bandwidth Smart Mobile Applications Gokul Kumar, Tapobrata Bandyopadhyay, Vijay Sukumaran, Venky Sundaram, Sung Kyu Lim and Rao Tummala
- Impact of Through-Silicon-Via Scaling on the Wirelength Distribution of Current and Future 3D ICs
- Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory
- Backend Low-k TDDB Chip Reliability Simulator Muhammad Bashir, Dae Hyun Kim, Krit Athikulwongse, Sung Kyu Lim and Linda Milor
- Variation-Tolerant and Low-Power Clock Network Design for 3D ICs Xin Zhao, Saibal Mukhopadhyay, and Sung Kyu Lim
- Opportunities and Challenges in SRAM Design with Monolithic 3D Technology
- TDDB Chip Reliability in Copper Interconnects Muhammad Bashir, Dae Hyun Kim, Sung Kyu Lim and Linda Milor
- Variation-aware Clock Network Design Methodology for Ultra-Low Voltage (ULV) Circuits
- A Study of TSV Variation Impact on Power Supply Noise Moongon Jung, Shreepad Panth, and Sung Kyu Lim
- A Design Tradeoff Study with Monolithic 3D Integration Chang Liu and Sung Kyu Lim
- Impact of Nano-scale Through-Silicon Vias on the Quality of Today and Future 3D IC Designs
- Reliability and Performance-aware 3D SRAM Design Mohit Pathak and Sung Kyu Lim
- A Study on the Impact of Nano-Scale TSVs on 3D Dae Hyun Kim, Suyoun Kim, and Sung Kyu Lim
- Modeling of Electromigration in Through-Silicon-Via Based 3D IC , Mohit Pathak2
- TSV Stress-aware Full-Chip Mechanical Reliability Analysis and Optimization for 3D IC
- A Generic Reconfigurable Array Specification and Programming Environment (GRASPER)
- A Fine-Grained Co-Simulation Methodology for IR-drop Noise in Silicon Interposer and TSV-based 3D IC
- Multi-functional Interconnect Co-optimization for Fast and Reliable 3D Stacked ICs
- Design for Manufacturability and Reliability for TSV-based 3D ICs
- Full-Chip TSV-to-TSV Coupling Analysis and Optimization , Taigon Song1
- Through-Silicon-Via Management during 3D Physical Design: When to Add and How Many?
- A Study of Through-Silicon-Via Impact on the 3D Stacked Dae Hyun Kim, Krit Athikulwongse, and Sung Kyu Lim
- Robust Clock Tree Synthesis with Timing Yield Optimization for 3D-ICs
- Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study
- Scan Chain and Power Delivery Network Synthesis for Pre-Bond Test of 3D ICs
- Design Method and Test Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D
- Full-Chip Through-Silicon-Via Interfacial Crack Analysis and Optimization for 3D IC
- Through-Silicon-Via-Induced Obstacle-Aware Clock Tree Synthesis for 3D ICs
- TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization
- Electromigration Modeling and Full-chip Reliability Analysis for BEOL Interconnect in TSV-based 3D ICs
- Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs
- Block-level 3D IC Design with Through-Silicon-Via Planning Dae Hyun Kim1, Rasit Onur Topaloglu2, and Sung Kyu Lim1
