- FU, CHAO-YING Compiler-Driven Value Speculation Scheduling.
- Value Speculation Scheduling for High Performance Chao-ying Fu Matthew D. Jennings Sergei Y. Larin Thomas M. Conte
- Reverse State Reconstruction for Sampled Microarchitectural Simulation Paul D. Bryan Michael C. Rosier Thomas M. Conte
- Larin, Sergei Yurievich Exploiting Program Redundancy to Improve Performance, Cost
- HAVANKI, WILLIAM ANDREW, JR. Treegion Scheduling for VLIW Processors. Under the direction of Dr. Thomas M. Conte.
- TOBUREN, MARK CHRISTOPHER. Power Analysis and Instruction Schedul-ing for Reduced di/dt in the Execution Core of High-Performance Microprocessors.
- To Appear in 6th IFIP Conference on Parallel and Distributed Embedded Systems
- Commercializing Pro le-Driven Optimization J. Stan Cox
- 0018-9162/97/$10.00 1997 IEEE December 1997 33 Challenges to Combining
- Code Size Efficiency in Global Scheduling for ILP Processors Huiyang Zhou Thomas M. Conte
- Energy Efficient Phase Change Memory Based Main Memory for Future High Performance Systems
- Pattern-Aware Dynamic Thread Mapping Mechanisms for Asymmetric Manycore Architectures
- A BENCHMARK CHARACTERIZATION OF THE EEMBC BENCHMARK SUITE
- On Power and Energy Trends of IEEE 802.11n PHY Balaji V. Iyer
- Length Adaptive Processors: A Solution for the Energy/Performance Dilemma in Embedded Systems
- Combining Cluster Sampling with Single Pass Methods for Efficient Sampling Regimen Design
- Spectral Prefetcher: An Effective Mechanism for L2 Cache Prefetching
- 288 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 28, NO. 2, MAY 2005 Optimal Chip-Package Codesign for
- Detecting Global Stride Locality in Value Streams Huiyang Zhou, Jill Flanagan, Thomas M. Conte
- BODINE, JILL THERESE. Exploiting Computational Locality in Global Value Histories. (Under the direction of Thomas M. Conte.)
- Architectural and Compiler Issues for Tolerating Latencies in Horizontal Architectures
- A Treegion-based Unified Approach to Speculation and Predication in Global Instruction Scheduling
- Adaptive Mode-Control: A Low-Leakage, Power-Efficient Cache Design Huiyang Zhou, Mark C. Toburen, Eric Rotenberg, Thomas M. Conte
- HAZELWOOD, KIM MICHELLE Dynamic Optimization Infrastructure and Algorithms for IA-64
- 100 IEEE TRANSACTIONS ON VLSI SYSTEMS, VOL. XX, NO. Y, MONTH 1999 System-Level Power Consumption Modeling and Tradeo
- Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors
- Value Speculation Mechanisms for EPIC Architectures Chao-ying Fu Thomas M. Conte1
- Evolutionary Compilation to Long Instruction Superscalar Microarchitectures for Exploiting Parallelism At All Levels
- Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures
- JulySeptember 1998 13 Subword extensions for video
- A Fast Interrupt Handling Scheme for VLIW Processors E. zer, S. W. Sathaye, K. N. Menezes, S. Banerjia, M. D. Jennings and T. M. Conte
- Instruction Scheduling for Low Power Dissipation in High Performance Microprocessors
- Treegion Scheduling for Wide Issue Processors William A. Havanki Sanjeev Banerjia
- MENEZES, KISHORE NOEL PAUL Hardware-Based Pro ling for Program Optimization.
- CONTE, HIRSCH, HWU: SINGLE PASS METHODS FOR EFFICIENT CACHE SIMULATION 1 Combining Trace Sampling with Single
- Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings
- Accurate and Practical Profile-Driven Compilation Using the Profile Buffer Thomas M. Conte Kishore N. Menezes Mary Ann Hirsch
- NextPC computation for a banked instruction cache for a VLIW architecture with a compressed encoding
- Reducing State Loss For Effective Trace Sampling of Superscalar Processors Thomas M. Conte Mary Ann Hirsch Kishore N. Menezes
- Hardware-Based Pro ling: An E ective Technique for Pro le-Driven Optimization
- MULTIMEDIA EXTENSIONS TO TINKER Version 1.0
- PROCEEDING OF THE 1995 ANNUAL 28th HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES Maui, HI
- PROCEEDING OF THE 1994 27TH ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, NOV. 30 DEC. 2 SAN JOSE, CA
- PROCEEDING OF THE 1995 28TH ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, NOV. 29 DEC. 1 ANN ARBOR, MI
- A Lightweight Algorithm for Dynamic If-Conversion During Dynamic Optimization Kim M. Hazelwood Thomas M. Conte
- Weld: A Multithreading Technique Towards Latency-tolerant VLIW Processors
- A Case for Exploiting Memory-Access Persistence Kim M. Hazelwood Mark C. Toburen Thomas M. Conte
- Parallel Pattern Detection for Architectural Improvements Jason A. Poovey
- A Persistent Rescheduled-Page Cache for Low Overhead Object Code Compatibility in VLIW Architectures
- Software-Only Value Speculation Scheduling Review copy. Do not distribute
- SATHAYE, SUMEDH WASUDEO Evolutionary Compilation for
- Treegion Scheduling for Highly Parallel Processors Sanjeev Banerjia William A. Havanki Thomas M. Conte
- Enhancing Memory Level Parallelism viaEnhancing Memory Level Parallelism via RecoveryRecovery--Free Value PredictionFree Value Prediction
- Enhancing Memory-Level Parallelism via Recovery-Free Value Prediction
- Proceedings of the 22nd Annual International Symposium on Computer Architecture Santa Margherita, Italy, Jun. 1995
- IYER, BALAJI VISWANATHAN. Length Adaptive Processors: A Solution for the Energy/Performance Dilemma in Embedded Systems. (Under the direction of Dr. Thomas M.
- Instruction Cache Designs for a Class of Statically Scheduled Instruction Level Parallel Architectures
- Bipartitioning for Hybrid FPGA-Software Simulation Ashutosh Singla Thomas M. Conte
- IA-64 CODE GENERATION Vikram S. Rao
- IEEE TRANSACTIONS ON COMPUTERS, VOL. XX, NO. Y, MONTH ZZZZ 1 MPS: Miss-path Scheduling for
- Properties of Rescheduling Size Invariance for Dynamic Rescheduling-Based
- Treegion Instruction Scheduling in GCC Michael C. Rosier and Thomas M. Conte
- Tradeo s in Processor Memory Interfaces for Superscalar Processors Thomas M. Conte
- Technical Report of Electrical & Computer Engineering Department of N. C. State University
- Adaptive Mode Control: A Static-Power-Efficient Cache Design
- Energy-Aware Opcode Design Balaji V. Iyer #1
- Enhancing Memory Level Parallelism via Recovery-Free Value Prediction
- High-Performance and Low-Cost Dual-Thread VLIW Processor Using Weld
- Tom Conte, NC State UniversityTom Conte, NC State University conteconte@@ncsuncsu..eduedu http://www.tinker.http://www.tinker.ncsuncsu..eduedu CCODE-1 CompilerCompiler--Driven Cached CodeDriven Cached Code
- Tree Traversal Scheduling: A Global Scheduling Technique for VLIW/EPIC Processors Huiyang Zhou1
- Adaptive Mode Control: A Static-Power-Efficient Cache Design Huiyang Zhou, Mark C. Toburen, Eric Rotenberg, Thomas M. Conte
- Embedded systems are most direct-ly defined as computer systems embedded
- Detecting Global Stride Locality in Value StreamsDetecting Global Stride Locality in Value Streams Huiyang Zhou, Jill Flanagan, Thomas M. Conte
- Path Prediction for High Issue-Rate Processors Kishore N. Menezes Sumedh W. Sathaye Thomas M. Conte
