- UNIVERSITY OF CALIFORNIA, SAN DIEGO Spur Reduction Techniques for Fractional-N PLLs
- Reproduced with permission of the copyright owner. Further reproduction prohibited without permission. Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
- 264 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 58, NO. 2, FEBRUARY 2011 A Discrete-Time Model for the Design of Type-II
- 298 2010 IEEE International Solid-State Circuits Conference ISSCC 2010 / SESSION 16 / HIGH-PERFORMANCE DATA CONVERTERS / 16.4
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 57, NO. 2, FEBRUARY 2010 313 Tree-Structured DEM DACs with Arbitrary
- 162 2009 IEEE International Solid-State Circuits Conference ISSCC 2009 / SESSION 9 / DATA CONVERTER TECHNIQUES / 9.1
- 342 2008 IEEE International Solid-State Circuits Conference ISSCC 2008 / SESSION 19 / PLLs & OSCILLATORS / 19.2
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 4, APRIL 2007 779 LSB Dithering in MASH DeltaSigma
- 492 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 3, MARCH 2007 Statistics of the Quantization Noise in 1-Bit Dithered
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 53, NO. 9, SEPTEMBER 2006 1885 Digital Background Correction of Harmonic
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 2, FEBRUARY 2005 559 Correspondence________________________________________________________________________
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 12, DECEMBER 2002 1795 A Multiple-Crystal Interface PLL With VCO
- 748 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 12, DECEMBER 2002 Necessary and Sufficient Conditions for
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 3, MARCH 2002 271 A 12-mW ADC DeltaSigma Modulator With 80 dB
- 1014 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 11, NOVEMBER 2001 Simplified Logic for First-Order and Second-Order
- 158 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 2, FEBRUARY 2001 A Dynamic Element Matching Technique for
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 3, MARCH 2000 297 A 3.3-V Single-Poly CMOS Audio ADC
- A 3.3V Single-Poly CMOS Audio ADC Delta-Sigma Modulator with 98dB Peak SINAD
- 1538 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 45, NO. 12, DECEMBER 1998 An Analysis of the Partial Randomization
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 1, JANUARY 1998 45 A Nyquist-Rate DeltaSigma A/D Converter
- 5382 IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 55, NO. 11, NOVEMBER 2007 A Digital Requantizer With Shaped Requantization
- 808 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 44, NO. 10, OCTOBER 1997 Spectral Shaping of Circuit Errors in
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER 2008 2787 Spurious Tone Suppression Techniques Applied to a
- Stochastic Analog-to-Digital Conversion Jos Luis Ceballos
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001 339 An Audio ADC DeltaSigma Modulator with 100-dB
- 3314 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 12, DECEMBER 2009 A 130 mW 100 MS/s Pipelined ADC
- ISSCC 2006 / SESSION 31 / VERY HIGH-SPEED ADCs AND DACs / 31.9 2006 IEEE International Solid-State Circuits Conference 1-4244-0079-1/06 2006 IEEE
- Techniquesfor In-band Phase Noise Suppressionin Re-circulatingDLLs Sheng Ye"*,Lars Jansson2and Ian Galton'
- Generation of RF Pulsewidth Modulated Microwave Signals Using Delta-Sigma Modulation
- AN AREA-EFFICIENT DIFFERENTIAL INPUT ADC WITH DIGITAL COMMON MODE REJECTION
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 1, JANUARY 2004 49 A Wideband 2.4-GHz Delta-Sigma Fractional-N PLL
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 9, SEPTEMBER 2008 2067 Dynamic Element Matching to Prevent Nonlinear
- 302 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 50, NO. 1, JANUARY 2002 DeltaSigma Data Conversion
- Reproduced with permission of the copyright owner. Further reproduction prohibited without permission. Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
- A DYNAMIC ELEMENT MATCHING TECHNIQUE FOR REDUCED-DISTORTION MULTIBIT
- Reproduced with permission of the copyright owner. Further reproduction prohibited without permission. Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
- IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 50, NO. 4, APRIL 2004 593 A Tight Signal-Band Power Bound on
- UNIVERSITY OF CALIFORNIA, SAN DIEGO High Speed, High Resolution Digital-to-Analog Converters
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 55, NO. 11, DECEMBER 2008 3383 Segmented Dynamic Element Matching for
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 12, DECEMBER 2007 2639 A Wide-Bandwidth 2.4 GHz ISM Band Fractional-N
- A 15OMS/s 14-bit Segmented DEMt DAC wilth Greater than 83dB of SFDR Across the Nyquilst band Kok Lirni Chani, Jlaian uLhuL, lani Galtoni
- UNIVERSITY OF CALIFORNIA, SAN DIEGO Enabling Techniques for Low Power, High Performance Fractional-N Frequency
- UNIVERSITY OF CALIFORNIA, SAN DIEGO Harmonic Distortion Correction in Pipelined Analog to Digital Converters
- ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.1 25.1 A Digitally Enhanced 1.8V 15b 40MS/s
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 3, MARCH 2001 255 A Digital Common-Mode Rejection Technique for
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 45, NO. 1, JANUARY 1998 13 A Low-Complexity Dynamic Element
- 1222 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 8, AUGUST 2004 Techniques for Phase Noise Suppression in
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 11, NOVEMBER 2003 829 Phase-Noise Cancellation Design Tradeoffs in
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 57, NO. 2, FEBRUARY 2010 69 Why Dynamic-Element-Matching DACs Work
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 47, NO. 3, MARCH 2000 185 Digital Cancellation of D/A Converter Noise in
- 2126 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 12, DECEMBER 2004 A Digitally Enhanced 1.8-V 15-bit 40-MSample/s
- 2042 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998 A DeltaSigma PLL for 14-b, 50
- 2634 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 12, DECEMBER 2010 A Mostly-Digital Variable-Rate Continuous-Time
- 3 2007 IEEE International Solid-State Circuits Conference ISSCC 2007 / SESSION 17 / ANALOG TECHNIQUES AND PLLs / 17.1
