- Adaptive Image Compression for Wireless Multimedia Communication Clark N. Taylor and Sujit Dey
- Battery-Driven System Design: A New Frontier in Low Power Design? yKanishka Lahiri zAnand Raghunathan ySujit Dey yDebashis Panigrahi
- IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 12, NO. 3, AUGUST 1999 313 Analysis of the Impact of Proximity Correction
- Dynamic Platform Management for Configurable Platform-Based System-on-Chips
- Run-time Allocation of Buffer Resources for Maximizing Video Clip Quality in a Wireless Last-hop System
- Variation-aware System-level Power Analysis Saumya Chandra
- Performance Analysis of Systems With Multi-Channel Communication Architectures
- UNIVERSITY OF CALIFORNIA, SAN DIEGO Analysis and Design of Transient-Error-Tolerant
- 768 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 6, JUNE 2001 System-Level Performance Analysis for Designing
- Improving Transient Error Tolerance of Digital VLSI Circuits Using RObustness COmpiler (ROCO)
- TESTING FOR CROSSTALK EFFECT ON SYSTEM-ON-CHIP INTERCONNECTS
- Communication Architecture Based Power Management for Battery Efficient System Design
- To appear at IEEE/ACM International Conference on Computer-Aided Design (ICCAD), November 1999 Fast Performance Analysis of Bus-Based System-On-Chip Communication
- Variation-Tolerant Dynamic Power Management at the System-Level
- Energy Latency Image Quality Tradeo s in Enabling Mobile Multimedia Communication
- 1256 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 8, AUGUST 2004 Short Papers_______________________________________________________________________________
- SELFTESTING OF EMBEDDED PROCESSORS AND SYSTEMONCHIPS
- Proximity Effect Correction For Clock Rate Maximization
- A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication
- Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies
- Efficient Exploration of the SoC Communication Architecture Design Space Kanishka Lahiri
- ChaPLeT: Channel-dependent Packet Level Tuning for Service Differentiation in IEEE 802.11e
- The 18th Annual IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC'07) A DEVICE AND NETWORK-AWARE SCALING FRAMEWORK FOR EFFICIENT
- Battery-Efficient Architecture for an 802.11 MAC Processor ? yKanishka Lahiri zAnand Raghunathan ySujit Dey
- Configurable Platforms With Dynamic Platform Management: An Efficient Alternative to Application-Specific System-on-Chips?
- Experiences with Synthesis, Simulation, Test, and
- A Deterministic Functional Self-Test Methodology for Processors Li Chen and Sujit Dey
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 19, 113123, 2003 c 2003 Kluwer Academic Publishers. Manufactured in The Netherlands.
- Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies
- Outline for Internet Algorithmics George Varghese
- A Scalable Soft Spot Analysis Methodology for Compound Noise Effects in Nano-meter Circuits
- ORBit: An Adaptive Data Shaping Technique for Robust Wireless Video Clip Communication
- ENERGY MODELING FOR WIRELESS INTERNET ACCESS yDebashis Panigrahi zAnand Raghunathan zGanesh Lakshminarayana ySujit Dey
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 20, NO. 3, MARCH 2001 369 Software-Based Self-Testing Methodology for
- Noise Impact Analysis:Noise Impact Analysis: Evaluating Transient Error Effects inEvaluating Transient Error Effects in
- Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
- Communication Architecture Tuners: A Methodology for the Design of High-Performance Communication Architectures for System-on-Chips
- Improving Transient Error Tolerance of CMOS Digital Circuits
- High-level Crosstalk Defect Simulation for System-on-Chip Interconnects*
- Design TestDesign Test Department of ECE
- SELF-TESTING OF EMBEDDED PROCESSORS AND SYSTEM-ON-CHIPS
- Data aware, Low cost Error correction for Wireless Sensor Networks
- Paper 40.2 INTERNATIONAL TEST CONFERENCE 0-7803-9039-3/$20.00 2005 IEEE
- KRISHNA SEKAR 9262A Regents Road, Phone: (858)692-2177
- Abstract A major bottleneck in satisfying the increasing demand for wireless multimedia access is the
- Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures
- 1HLDVT'99Chen & Dey, UCSD A Deterministic Functional
- Embedded Hardware and Software Self-Testing Methodologies for Processor Cores
- Software-Based Diagnosis for Processors Li Chen and Sujit Dey
- 952 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 6, JUNE 2004 Design Space Exploration for Optimizing On-Chip
- Constraint-Aware Robustness Insertion for Optimal Reliability
- FLEXBUS: A High-Performance System-on-Chip Communication Architecture with a Dynamically
- Integrated Data Relocation and Bus Reconfiguration for Adaptive System-on-Chip Platforms
- Addressing Response Time and Video Quality in Remote Server Based Internet Mobile Gaming
- Soft Spot Analysis for Compound Noise Effects
- Abstraction of Word-level Linear Arithmetic Functions from Bit-level Component Descriptions
- Modeling and Characterizing User Experience in a Cloud Server Based Mobile Gaming Approach
- IEEE Network July/August 200514 0890-8044/05/$20.00 2005 IEEE ecently, there has been a growing interest in the
- Dynamic Adaptation Policies to Improve Quality of Service of Multimedia Applications in WLAN Networks
- Energy-Efficient Link Adaptations in IEEE 802.11b Wireless LAN Naomi Ramos Debashis Panigrahi
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 6, JUNE 2004 919 Efficient Power Profiling for Battery-Driven
- 620 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 5, MAY 2004 Design of High-Performance System-On-Chips
- BATTERY-POWERED SYSTEMS account for a significant and rapidly expanding segment of the
- Fast System-Level Power Profiling for Battery-Efficient System Design
- Design of an Adaptive Architecture for Energy E cient Wireless Image Communication?
- LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs
- Battery Life Estimation of Mobile Embedded Systems Debashis Panigrahi y, Carla Chiasserini z, Sujit Dey y, Ramesh Rao y,
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 9, SEPTEMBER 2004 1355 High-Level Crosstalk Defect Simulation Methodology for
- Software-Based Self-Test Methodology for Crosstalk Faults in Processors *
- Embedded Software-Based Self-Testing for SoC Design A. Krstic W.-C. Lai L. Chen K.-T. Cheng S. Dey
- Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores
- Self-Test Methodology for At-Speed Test of Crosstalk in Chip Interconnects The effect of crosstalk errors is most significant in high-
- DEFUSE: A Deterministic Functional Self-Test Methodology for Processors Li Chen and Sujit Dey
- Model Based Error Correction for Wireless Sensor Networks Shoubhik Mukhopadhyay, Debashis Panigrahi, Sujit Dey
- Constraint-Aware Robustness Insertion for Optimal Noise-Tolerance Enhancement in VLSI Circuits
- Design and Test Methodologies for Scaled Technologies 362 0740-7475/05/$20.00 2005 IEEE Copublished by the IEEE CS and the IEEE CASS IEEE Design & Test of Computers
- System Chip Test Challenges: Are There Solutions Today?
- Interface based Hardware/Software Validation of a System-on-Chip Debashis Panigrahi, Clark N. Taylor and Sujit Dey
- CCeenntteerr ffoorr WWiirreelleessss CCoommmmuunniiccaattiioonnss RREESSEEAARRCCHH RREEVVIIEEWW Friday Atkinson Hall
- PicoJava Processor Core 60 0740-7475/00/$10.00 2000 IEEE IEEE Design & Test of Computers
- LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects Krishna Sekar Sujit Dey
- Design for Veri cation at the Register Transfer Level Indradeep Ghosh
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 18, 529538, 2002 c 2002 Kluwer Academic Publishers. Manufactured in The Netherlands.
- Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects* Michael Cuviello, Sujit Dey, Xiaoliang Bai, Yi Zhao
- UCSD CSE CS 222 Network Algorithmics Project Ideas
- UNIVERSITY OF CALIFORNIA, SAN DIEGO DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING
- Network Algorithms: Conclusions George Varghese
- Center for Wireless COMMUNICATIONS 8/5/03
