- Test Generation for Ultra-High-Speed Asynchronous Pipelines Feng Shi & Yiorgos Makris
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 6, JUNE 2006 1421 An Adaptive Checker for the Fully
- Fault Tolerant Design of Combinational and Sequential Logic based on a Parity Check Code
- Exploiting Off-Line Hierarchical Test Paths in Module Diagnosis and On-Line Test
- Improving Analog and RF Device Yield
- Design and Evaluation of a Timestamp-Based Concurrent Error Detection Method (CED) in a Modern Microprocessor Controller
- An Analog Checker With Input-Relative Tolerance for Duplicate Signals Haralampos-G. D. Stratigopoulos & Yiorgos Makris
- Low Cost Convolutional Code Based Concurrent Error Detection in FSMs
- Channel-Based Behavioral Test Synthesis for Improved Module Reachability* Yiorgos Makris and Alex 2UDLORlu
- Duplication-Based Concurrent Error Detection in Asynchronous Circuits: Shortcomings and Remedies
- Constructive Derivation of Analog Specification Test Criteria
- IEEE TRANSACTIONS ON RELIABILITY, VOL. 57, NO. 1, MARCH 2008 23 Soft Error Mitigation Through Selective Addition of
- Bridging the Accuracy of Functional and Machine-Learning-Based Mixed-Signal Testing
- IEEE TRANSACTIONS ON COMPUTERS, VOL. 59, NO. X, MONTH 2010 1 Instruction-Level Impact Analysis of Low-Level
- Hardware Trojans in Wireless Cryptographic ICs
- 998 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 6, JUNE 2010 Transactions Briefs
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 7, JULY 2009 869 Soft-Error Tolerance and Mitigation in Asynchronous
- Enhancing Simulation Accuracy through Advanced Hazard Detection in
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 20, 479488, 2004 c 2004 Kluwer Academic Publishers. Manufactured in The United States.
- IEEE TRANSACTIONS ON RELIABILITY, VOL. 53, NO. 2, JUNE 2004 269 Enhancing Reliability of RTL Controller-Datapath
- Analog Neural Network Design for RF Built-In Self-Test
- Impact Analysis of Performance Faults in Modern Microprocessors Naghmeh Karimi
- Post-Production Tuning in Analog and RF Devices Nathan Kupp, He Huang, and Yiorgos Makris
- Experiences in Hardware Trojan Design and Implementation , Nathan Kupp
- Instruction-Level Impact Comparison of RT-vs. Gate-Level Faults in a Modern Microprocessor Controller
- Enrichment of Limited Training Sets in Machine-Learning-Based Analog/RF Test
- On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors
- Non-RF To RF Test Correlation Using Learning Machines: A Case Study
- Testing Delay Faults in Asynchronous Handshake Circuits Electrical Engineering Dept.
- Low-Overhead Testing of Delay Faults in High-Speed Asynchronous Pipelines Gennette Gill, Ankur Agiwal & Montek Singh
- A Transistor-Level Test Strategy for C2 MOUSETRAP Asynchronous Pipelines
- Generating Decision Regions in Analog Measurement Spaces
- SPIN-PAC: Test Compaction for Speed-Independent Circuits Electrical Engineering Dept.
- Compiler-Based Frame Formation for Static Optimization Feng Shi, Sobeeh Almukhaizim
- An Analog Checker with Dynamically Adjustable Error Threshold for Fully Differential Circuits
- Invariance-Based On-Line Test for RTL Controller-Datapath Circuits* Yiorgos Makris, Ismet %D\UDNWDUROX $OH[ 2UDLOROX
- Reducing Hierarchical Test Path Cost via Modular Test Requirement Analysis Yiorgos Makris
- Concurrent Error Detection Methods for Asynchronous Burst-Mode Machines
- Coping with Soft Errors in Asynchronous Burst-Mode Machines Sobeeh Almukhaizim
- Cost-Effective Graceful Degradation in Speculative Processor Subsystems: The Branch Prediction Case
- IEEE TRANSACTIONS ON COMPUTERS, VOL. 59, NO. X, MONTH 2010 1 Workload-Cognizant Concurrent Error Detection
- "Property-based RTL Test Justification and Propagation Analysis"* This work is supported partially through a research grant from Intel Corporation.
- J Electron Test (2009) 25:309321 DOI 10.1007/s10836-009-5113-7
- 878 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 5, MAY 2006 Concurrent Detection of Erroneous Responses
- Test Requirement Analysis for Low Cost Hierarchical Test Path Construction Yiorgos Makris
- INTEGRATION, the VLSI journal 40 (2007) 315325 On the identification of modular test requirements for low cost
- Fault Simulation and Random Test Generation for Speed-Independent Circuits
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 2, FEBRUARY 2008 339 Error Moderation in Low-Cost
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 18, 2942, 2002 c 2002 Kluwer Academic Publishers. Manufactured in The Netherlands.
- Fault Tolerant Design of Random Logic based on a Parity Check Code Sobeeh Almukhaizim and Yiorgos Makris
- A Module Diagnosis and Design-for-Debug Methodology Based on Hierarchical Test Paths
- JOURNAL OF ELECTRONIC TESTING: Theory and Applications 13, 105120 (1999) c 1999 Kluwer Academic Publishers. Manufactured in The Netherlands.
- Seamless Integration of SER in Rewiring-Based Design Space Exploration Sobeeh Almukhaizim* & Yiorgos Makris
- 1760 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 11, NOVEMBER 2005 Nonlinear Decision Boundaries for
- Workload-driven selective hardening of control state elements in modern microprocessors
- Post-Production Performance Calibration in Analog/RF Devices
- A Statistical Approach to Characterizing and Testing Functionalized Nanowires
- Roving Concurrent Error Detection for Logic Circuits Sobeeh Almukhaizim
- How to Avoid Random Walks in Hierarchical Test Path Identification
- DFTT: Design for Trojan Test , Nathan Kupp
- An Analog VLSI Multilayer Perceptron and its Application Towards Built-In Self-Test in
- On the Minimization of Potential Transient Errors and SER in Logic Circuits using SPFD
- Hardware Trojan Detection Using Path Delay Fingerprint
- Test Requirement Analysis for Low-Cost Hierarchical Test Path Construction Yiorgos Makris
