- Centralized Contention Resolution Schemes for A Large-Capacity Optical ATM Switch
- High-speed Router Filter for Blocking TCP Flooding under DDoS Attack
- On Implementation Architecture for Achieving QoS Provisioning in Integrated Services Networks
- Maximum Weight Matching Dispatching Scheme in Buffered Clos-Network Packet Switches
- On Slotted WDM Switching in Bufferless All-Optical Networks Soung Y. Liew and H. Jonathan Chao
- IP Fast Rerouting for Double-Link Failure Recovery
- DATALITE: a Distributed Architecture for Traffic Analysis via Light-weight Traffic Digest
- 1864 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 24, NO. 10, OCTOBER 2006 ALPi: A DDoS Defense System for
- The resonant frequency of a laser depends on the dimen-sions of the active region, the gain coeffcient and the optical
- Packet Delay-Aware Scheduling in Input Queued Yihan Li, Shivendra Panwar, H. Jonathan Chao and Jong ha Lee
- PacketScore: A Statistics-Based Packet Filtering Scheme against Distributed
- Abstract--Distributed Denial of Service (DDoS) attack is a critical threat to the Internet. Recently we have proposed the
- 0-7803-7016-3/01/$10.00 2001 IEEE On the Performance of a Dual Round-Robin Switch
- 616 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 11, NO. 4, AUGUST 2003 Concurrent Fault Detection for a Multiple-Plane
- JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 18, NO. 3, MARCH 2000 273 A Photonic Front-End Processor in a WDM ATM
- ISCAS2000 -IEEE InternationalSymposiumon Circuitsand Systems, May 28-31, 2000, Geneva, Switzerland ADAPTIVE QOS CONTROL FOR MPEG-4 VIDEO
- A PHOTONICATM FRONT-END PROCESSOR J.Y. Fan (I), L.M. Warig (I), Y. Chai (l),F.S. Choa (1)
- 1096 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 21, NO. 7, SEPTEMBER 2003 PetaStar: A Petabit Photonic Packet Switch
- Multi-packet Signature Detection using Prefix Bloom Filters
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 10, NO. 6, SEPTEMBER 2000 923 On End-to-End Architecture for Transporting
- ll:30am -ll:45am Design of an Optical Interconnection Network for Terabit IP
- Boundary Hash for Memory-Efficient Deep Packet N. Sertac Artan, Masanori Bando, and H. Jonathan Chao
- Performance Analysis of a Dual Round Robin Matching Switch with Exhaustive Service
- The Dual Round Robin Matching Switch with Exhaustive Service
- VOQ(0, N-1) VOQ(N-1, N-1)
- Next Generation Routers H. JONATHAN CHAO, FELLOW, IEEE
- Technical Report Polytechnic Institute of NYU 2010 i-DFA: A Novel Deterministic Finite Automaton
- MPEG-4 COMPRESSED VIDEO OVER THE INTERNET Dapeng Wu* Yiwei Thomas Hout Wenwu Zhu$ Ya-Qin Zhangs H. Jonathan Chao*
- IEEE COMMUNICATIONS LETTERS, VOL. 5, NO. 6, JUNE 2001 263 A Pipeline-Based Approach for Maximal-Sized
- High Speed Networks FAST IP LOOKUPS USING A TWO-TFUEDATA STRUCTURE
- Aggregated Bloom Filters For Intrusion Detection And Prevention Hardware
- Huizhong Sun ECE. Polytechnic University
- IP Fast Rerouting for Single-Link/Node Failure Kang Xi and H. Jonathan Chao
- Flow Control in a Multi-Plane Multi-Stage Buffered Packet Switch
- TO BE PUBLISHED IN THE IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, JUNE 2006 1 A High-Speed PacketScore DDoS Defense
- Performance Analysis of a Practical Load Balanced Yanming Shen, Shivendra S. Panwar, H. Jonathan Chao
- IP Fast Rerouting for Single-Link/Node Failure Recovery
- Designs of Cell Edge Routers in the Optical Cell Switching (OCS) Network
- Byte-Focal: A Practical Load Balanced Switch Yanming Shen, Shi Jiang, Shivendra S. Panwar, H. Jonathan Chao
- TrueWay: A Highly Scalable Multi-Plane Multi-Stage Buffered Packet Switch H. Jonathan Chao, Jinsoo Park, Sertac Artan, Shi Jiang
- Byte-Focal: A Practical Load Balanced Switch Yanming Shen, Shi Jiang, Shivendra S. Panwar, H. Jonathan Chao
- An Optical Packet Switch Based on WDM Technologies
- Scheduling Algorithms for Shared-Fiber-Delay-LineOptical Cell Switches
- A New Optical Cell Switching Paradigm H. Jonathan Chao and Soung Y. Liew
- IEEE Communications Magazine October 200346 0163-6804/03/$17.00 2003 IEEE This work was supported
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 21, NO. 7, SEPTEMBER 2003 1013 Guest Editorial
- A Dual-Level Matching Algorithm for 3-Stage Clos-Network Packet Switches H. Jonathan Chao, Soung Y. Liew, and Zhigang Jing
- Performance of Exhaustive Matching Algorithms for Input-Queued Switches
- 830 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 10, NO. 6, DECEMBER 2002 Concurrent Round-Robin-Based Dispatching
- PCRRD: A Pipeline-Based Concurrent Round-Robin Dispatching Scheme for Clos-Network Switches
- CIXOB-k: Combined Input-Crosspoint-Output Buffered Packet Switch
- Fast Fault Detection for a Multiple-plane Packet Roberto Rojas-Cessa, Eiji Oki, and H. Jonathan Chao
- JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 18, NO. 12, DECEMBER 2000 2095 An Optical Interconnection Network for Terabit IP
- IEEE Communications Magazine December 200078 Saturn: A Terabit Packet Switch
- Delay-Bound Guarantee in Combined Input-Output Buffered Switches
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 18, NO. 6, JUNE 2000 977 An End-to-End Approach for Optimal Mode
- High Speed Networks A FAST ARBITRATION SCHEME FOR TERABIT PACKET SWITCHES
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 17, NO. 6, JUNE 1999 1105 Design of Packet-Fair Queuing Schedulers
- WM52-1 / 347 A 2.5 Gbit/s Optical ATM Cell Synchronizer
- 2:30pm -2:45pm A Photonic ATM Front-end Processor
- DESIGN OF A MOBILITY-SUPPORT ATM SWITCH Heechang Kimt and H. Jonathan Chaot
- TCP/IP over ATM-GFR * Dapeng Wu and H. Jonathan Chao
- 816 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 6, JUNE 1997 An ATM Routing and Concentration Chip
- Design of Virtual Channel Queue in An ATM Broadband Terminal Adaptor
- Reservation Cut-through Switching Allocation for High-Radix Clos Network on Chip
- Hierarchical Round Robin Arbiter for High-Speed, Low-Power, and Scalable Networks-on-Chip
- Petabit Optical Switch for Data Center Networks Kang Xia, Yu-Hsiang Kaob, Ming Yangb and H. Jonathan Chaoa
- A Multi-Dimensional Progressive Perfect Hash Algorithm for Memory-Efficient Network Intrusion
- CIXB-1: Combined Input-One-cell-Crosspoint Buffered Switch
- PHOTONIC ATM FRONT-END PROCESSOR OBJECTIVES
- ESCAP: Efficient SCan for Alternate Paths to Achieve IP Fast Rerouting
- Scheduling Algorithms for Shared Fiber-Delay-Line Optical Packet Switches
- Wireless Networks 6 (2000) 411419 411 Design of an ATM switch for handoff support
- FINAL REPORT PHOTONIC ATM FRONT END PROCESSORS
- A 10-Gbps High-Speed Single-Chip Network Intrusion Detection and Prevention System
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 17, NO. 6, JUNE 1999 1009 Guest Editorial
- Fast Packet Classification Using Field-Level Trie Guansong Zhang and H. Jonathan Chao
- Scheduling Algorithms for Shared Fiber-Delay-Line Optical Packet Switches
- 4:15pm -4:30pm Terabit/s ATM Switch with Optical Interconnection Network
- DESIGN OF A SONET/ATM-BASED OPTICAL CUSTOMER PREMISES NETWORK H. Jonathan Chao, Gennady Shtirmer, and Lanny S. Smoot
- 830 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 15, NO. 5, JUNE 1997 Design and Implementation of Abacus
- Abstract--This paper presents a new petabit photonic packet S) architecture that is highly scalable both in dimension
- A DISTRIBUTED MODULAR"ERA-BlT/SEC ATM SWITCH H. Jonathan Chao
- Internet Traffic Load Balancing using Dynamic Hashing with Flow Volume
- IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 53, NO. 11, NOVEMBER 2005 1945 On the Combined Input-Crosspoint Buffered
- A Distributed Denial-of-Service Defense System Using Leaky-Bucket-Based PacketScore
- Optimal Mode Selection in ICnternet Video Communication: An End-to-Erid Approach
- Wireless Coexistence: Pareto Optimality Tingfang Ji
- TriBiCa: Trie Bitmap Content Analyzer for High-Speed Network Intrusion Detection
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 15, NO. 5, JUNE 1997 867 Design of a Generalized Priority
- CYSEP --A CYBER-SECURITY PROCESSOR FOR 10GBPS NETWORKS AND BEYOND H. Jonathan Chao
- Abstract: This paper presents a new packet scheduling scheme, called Frame-based Exhaustive Matching (FEM), to efficiently
- A Quasi-Static Optoelectronic ATM Switch (NSF Grant 9814856)
- A Multi-Dimensional Progressive Perfect Hashing for High-Speed String Matching
- IP Fast Reroute for Double-Link Failure Recovery Kang Xi and H. Jonathan Chao
- A Fast Reroute Scheme for IP Multicast Adrian S.-W. Tam Kang Xi H. Jonathan Chao
- RateGuard: A Robust Distributed Denial of Service (DDoS) Defense System
- An ATM Queue Manager with Multiple Delay and Loss Priorities H. Jonathan Chao112 and Necdet Ueun'
- A Per-flow Based Node Architecture for Integrated Services Packet Dapeng Wu* Y . Thomas Hout Zhi-Lj Zhangt H. Jonathan Chaos Takeo Hamadan
- Huizhong Sun ECE. Polytechnic University
- Recovery from Shared Risk Link Group Failures using IP Fast Reroute
- 830 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 15, NO. 5, JUNE 1997 Design and Implementation of Abacus
- 0-7803-7016-3/01/$10.00 2001 IEEE On the Performance of a Dual Round-Robin Switch
- PMM: A Pipelined Maximal-Sized Matching Scheduling Approach for Input-Buffered Switches
- 2420 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 57, NO. 8, AUGUST 2009 Design and Performance Analysis of a
- Ill0 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS. VOL 9. NO. 7, SEPTEMBER 1991 A Novel Architecture for Queue Management in the
- 1634 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 27. NO. 11, NOVEMBER 1992 A VLSI Sequencer Chip for ATM Traffic Shaper and
- 798 IEEE/ACM TRANSACTIONS ON NETWORKWG, VOL 3, NO. 6, DECEMBER 1995 izing a Packet Reassembly Buffer at a
- Design of High-Radix Clos Network-on-Chip Yu-Hsiang Kao, Najla Alfaraj, Ming Yang, and H. Jonathan Chao
- BUFFER MANAGEMENT AND SCHEDULING FOR TCP/IP OVER ATM-GFR *
- Block Permutations in Boolean Space to Minimize TCAM for Packet Classification
- HOPE: Hotspot Congestion Control for Clos Network On Chip
- Generalized Priority Queue Manager Design for ATM Switches* H. Jonathan Chao and Daein Jeong
- LaFA: Lookahead Finite Automata for Scalable Regular Expression Detection
- Scalability and Resilience in Data Center Networks: Dynamic Flow Reroute as an Example
- A Design for Implementation of the Internet Protocol in a Local ATM Network Debanjan Saha * Dipak Ghosal H. Jonathan Chao
- Leveraging Performance of Multiroot Data Center Networks by Reactive Reroute
- Hardware Implementation for Scalable Lookahead Regular Expression Detection
- An Ultra High Throughput and Memory Efficient Pipeline Architecture for Multi-Match Packet Classification
- A Large-scale Multicast Output Buffered ATM Switch H. .Jonatlian (:liao'J and Byeong-Seog (:hoe'
- FlashTrie: Hash-based Prefix-Compressed Trie for IP Route Lookup Beyond 100Gbps
- A New QOS-Guaranteed Cell Discarding Strategy : Self-calibrating Pushout*
- FlashLook: 100-Gbps Hash-Tuned Route Lookup Architecture
- Architecture Design for Regulating and Scheduling User9s Traffic in ATM Networks
- ARCHITECTURE DESIGNS OF A LARGE-CAPACITY ABACUS ATM H. Jonathan Chao
- Multi-Layer Coils for Efficient Transcutaneous Power Transfer N. Sertac Artan, Xiaonin Li, Ramesh Patel,
- IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 15, NO. 5, JUNE 1997 867 Design of a Generalized Priority
- BLOCON: A Bufferless Photonic Clos Network-on-Chip Architecture
- Abacus switch: a new scalable multicast ATM switch H. Jonathan Chao and Jin-Soo Park
- Range Hash for Regular Expression Pre-Filtering Masanori Bando, N. Sertac Artan, Rihua Wei, Xiangyi Guo and H. Jonathan Chao
- Chao, et al.: A Packet Video/Audio System Using the Asynchronous Transfer Mode Technique 91 A PACKET VlDEOlAUDlO SYSTEM USING THE ASYNCHRONOUS TRANSFER MODE TECHNIQUE
- Enabling Flow-based Routing Control in Data Center Networks using Probe and ECMP
- Queue Management with Multiple Delay and Loss Priorities for ATM Switches*
- Practical Scalability of Wavelength Routing M. Rodelgo-Lacruz
- 816 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 6, JUNE 1997 An ATM Routing and Concentration Chip
- Use of Devolved Controllers in Data Center Networks
- A Low Complexity Scheduling Algorithm for a Crosspoint Buffered Switch with 100% Throughput
- Performance Analysis of a Practical Load Balanced Yanming Shen, Shivendra S. Panwar, H. Jonathan Chao
- Bufferless Optical Clos Switches for Data Centers H. Jonathan Chao and Kang Xi
- A High-Performance Transcutaneous Battery Charger for Medical N. Sertac Artan, Hitesh Vanjani, Gurudath Vashist, Zhen Fu,
- StablePlus: A Practical 100% Throughput Scheduling for Input-Queued Switches Yu Xia1,2 and H. Jonathan Chao1
- BUFFER SIZINGATA HOST IN AN ATM NETWORK DONALD E. SMITH and H. JONATHAN CHAO
- A Dynamic Load-Balanced Hashing Scheme for Networking Applications
- A Traffic-aware Top-N Firewall Approximation Ho-Yu Lam, Donghan Wang, H. Jonathan Chao
- Highly-Scalable 3D CLOS NOC for Many-Core Aamir Zia, Sachhidh Kannan, Garrett Rose and H. Jonathan Chao
- Highly Memory-Efficient LogLog Hash for Deep Packet Inspection
