- ICAP Seminar New Current-mode Sense Amplifiers for High
- A Soft Error Rate Analysis (SERA)'Methodology Ming Zhang and Naresh R. Shanhhag
- LOWER BOUNDS ON ENERGY DISSIPATION AND NOISE-TOLERANCE FOR DEEP SUBMICRON VLSIy
- 388 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 2, FEBRUARY 2004 A Voltage Overscaled Low-Power Digital Filter IC
- Energy-Efficient Performance Budgeting in FEC-Based High-Speed I/O Links
- 624 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 5, MAY 2002 A 130-nm 6-GHz 256 32 bit Leakage-Tolerant
- A Fundamental Basis for Power-Reduction in VLSI Circuits Naresh R. Shanbhag
- A Novel Design Methodology for High-Performance Programmable Decoder Cores for AA-LDPC Codes *
- Journal of VLSI Signal Processing 39, 4962, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands.
- High Speed Universal Logic University of Illinois
- Robust and Energy-Efficient DSP Systems via Output Probability Rami A. Abdallah and Naresh R. Shanbhag
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 10, OCTOBER 2010 1421 Stochastic Networked Computation
- 314 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 3, MARCH 2008 Transactions Briefs
- IEEE EMBEDDED SYSTEMS LETTERS, VOL. 2, NO. 4, DECEMBER 2010 115 Minimum-Energy Operation Via Error Resiliency
- IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 51, NO. 2, FEBRUARY 2003 575 Low-Power Filtering via Adaptive Error-Cancellation
- 336 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 4, APRIL 2006 Energy-Efficient Soft Error-Tolerant
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 44, NO. 11, NOVEMBER 1997 935 A Mathematical Basis for Power-Reduction
- BER-BASED ADAPTIVE ADC-EQUALIZER BASED RECEIVER FOR COMMUNICATION Rajan Narasimha, Naresh Shanbhag and Andrew Singer
- Impact of DFE Error Propagation on FEC-Based High-Speed I/O Rajan Narasimha, Nirmal Warke and Naresh Shanbhag
- DSP-based Multimode Signaling for FEXT Reduction in Multi-Gbps Links Pavle Milosevic, Jos E. Schutt-Ain, and Naresh R. Shanbhag
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 5, OCTOBER 2001 641 High-Speed Architectures for ReedSolomon
- 212 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 7, NO. 2, JUNE 1999 A Coding Framework for Low-Power
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 5, MAY 2004 497 Reliable Low-Power Digital Signal Processing via
- A 0.13pm 6GHz 256x32b Leakage-tolerantRegister File Ram Krishnamurthy, Atila Alvandpour, Ganesh Balamurugan*, Naresh Shanbhag*, K. Soumyanath, Shekhar Borkar
- Energy-Efficient Signal Processing via AlgorithmicNoise-Tolerance* Rajamohana Hegde and Naresh R. Shanbhag
- VLSI ARCHITECTURES FOR SOFT-DECISION DECODING OF REED-SOLOMON CODES Arshad Ahmed, Ralf Koetter, and Naresh R. Shanbhag
- Reliable Low-Power Design in the Presence of Deep Submicron Noise
- IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 47, NO. 3, MARCH 1999 911 [1] D. Cohen, "Simplified control of FFT hardware," IEEE Trans. Acoust.,
- 976 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, VOL. 11, NO. 6, DECEMBER 2003 High-Throughput LDPC Decoders
- 1300 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 47, NO. 11, NOVEMBER 2000 Fig. 6. Chip micrograph.
- Noise Analysis of Non-Autonomous Radio Frequency Circuits Amit Mehrotra Alberto L Sangiovanni-Vincentelli
- Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation
- Timing Error Statistics for Energy-Efficient Robust DSP Systems
- Stochastic Computation Naresh R. Shanbhag, Rami A. Abdallah, Rakesh Kumar, and Douglas L. Jones
- 4416 IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 58, NO. 8, AUGUST 2010 Computation as Estimation: A General Framework for
- 4906 IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 57, NO. 12, DECEMBER 2009 Error-Resilient Low-Power Viterbi
- The Search for Alternative Computational Paradigms
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 10, OCTOBER 2008 1399 Error-Resilient Motion Estimation Architecture
- 0018-9162/04/$20.00 2004 IEEE42 Computer C O V E R F E A T U R E
- 254 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 2, APRIL 2003 Energy-Efficiency Bounds for Deep Submicron VLSI
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 8, NO. 4, AUGUST 2000 379 Toward Achieving Energy Efficiency in Presence of
- 776 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 46, NO. 6, JUNE 1999 Decorrelating (DECOR) Transformations
- 1368 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 12, DECEMBER 2006 Sequential Element Design With
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 2, FEBRUARY 2001 273 The Twin-Transistor Noise-Tolerant
- System-assisted Analog Mixed-signal Design Naresh Shanbhag and Andrew Singer
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 57, NO. 5, MAY 2010 359 Design of Energy-Efficient High-Speed Links
- LOW-POWER IMPLEMENTATION OF A HIGH-THROUGHPUT LDPC DECODER FOR IEEE 802.11N STANDARD
- COMSTOCK & PHOTODISC [Andrew C. Singer, Naresh R. Shanbhag,
- 234 2008 IEEE International Solid-State Circuits Conference ISSCC 2008 / SESSION 11 / OPTICAL COMMUNICATION / 11.8
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 8, AUGUST 2005 921 Area-Efficient High-Throughput
- 80 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005 8-Gb/s Source-Synchronous I/O Link With Adaptive
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 4, AUGUST 2003 627 VLSI Architectures for SISO-APP Decoders
- Implementation of a Hermitian Decoder IC in 0.35pm CMOS Jonathan B. Ashbrook', Naresh R. Shanbhag2,Ralf Koetter', arid Richa.rd E. Blahut2
- x(0)y(0)x(1)y(1)x(2)y(2)x(3)y(3)y(4) x(4)x(5)y(5) z(0)z(2)z(3)z(4)z(5)z(6)
- ISSCC 2004 / SESSION 13 / HIGH-SPEED DIGITAL AND MULTI Gb/s I/O / 13.8 13.8 An 8Gb/s Source-Synchronous I/O Link with
- (in cycles 2t+1 to 3t) blockSCSyndromes from the
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 11, NOVEMBER 2006 2541 An MLSE Receiver for Electronic Dispersion
- LOW-POWER PRE-DECODING BASED VITERBI DECODER FOR TAIL-BITING CONVOLUTIONAL CODES
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: EXPRESS BRIEFS, VOL. 53, NO. 12, DECEMBER 2006 1461 Dual-Sampling Skewed CMOS Design
- 684 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 3, MARCH 2006 A 640-Mb/s 2048-Bit Programmable
- BER-Optimal Analog-to-Digital Converters for Communication Links
- Soft N-Modular Redundancy Eric P. Kim, Student, IEEE, and Naresh R. Shanbhag, Fellow, IEEE
- IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 53, NO. 8, AUGUST 2005 2883 Linear Turbo Equalization Analysis via
- ISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.2 13.2 An MLSE Receiver for Electronic-Dispersion
- Computer-Aided Design of Mixed-Technology VLSI Systems
- 1718 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 8, AUGUST 2005 A 285-MHz Pipelined MAP Decoder
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 6, JUNE 2005 655 Coding for System-on-Chip Networks
- Receiver Adaptation and System Characterization of an SGbps Source-Synchronous I/O Link using On-die Circuits in 0.13pm CMOS
- VLSI Information Processing Systems GroupVLSI Information Processing Systems Group Coordinated Science Laboratory/ECE DepartmentCoordinated Science Laboratory/ECE Department
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 5, MAY 2007 977 [3] X. D. Yang, C. K. Cheng, W. H. Ku, and R. J. Carragher, "Hurwitz stable
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 7, NO. 4, DECEMBER 1999 463 Dynamic Algorithm Transformations (DAT)--A
- Maximum Power Estimation for Digital Filters Sudhakar Bobba and Ibrahim N. Hajj
- 2958 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER 2008 Fast Power Transient Management for OC-192
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 6, DECEMBER 2001 813 Soft Digital Signal Processing
- The Information Age A Connected World
- IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 47, NO. 10, OCTOBER 1999 2821 Dynamic Algorithm Transforms for Low-Power
- BCTM 2000 September 26, 2000 S. Joshi et al., "ESD Protection for BiCMOS Circuits" 1
- Special Session at ICAP 2000 Issues in Deep Submicron Integrated Circuits and Systems
