- SCHEDULING FOR MINIMIZING THE NUMBER OF MEMORY ACCESSES IN LOW POWER
- HARDWARE IMPLEMENTATION OF A 2D MOTION ESTIMATION SYSTEM BASED ON THE HOUGH TRANSFORM
- An Ultra Low Power SIMD Processor for Wireless Devices , Sangwon Seo1
- 536 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 47, NO. 6, JUNE 2000 Low-Power Scheduling with Resources Operating
- High-Level Power Management of Embedded Systems with Application-Specific Energy Cost Functions*
- Architectures for Wavelet Transforms: A Survey Chaitali Chakrabarti
- List of Figures 1 Block diagram of the motion estimation algorithm. : : : : : : : : : : : : : : : : : : : 21
- EFFICIENT ARCHITECTURES FOR HIDDEN SURFACE REMOVAL Chaitali Chakrabarti
- An Optimal Analytical Solution for Processor Speed Control with Thermal Constraints*
- 36 th ACM/IEEE Design Automation Conference, June 1999. Memory Exploration for Low Power,
- Multiple Sensor Sequential Tracking of Neural Activity: Algorithm and FPGA Implementation
- Low-Power Approach for Decoding Convolutional Codes with Adaptive Viterbi Algorithm Approximations
- List of Figures 1 The architecture model for the whole system. : : : : : : : : : : : : : : : : : 11
- HighLevel Design Synthesis of a Low Power, VLIW Processor for the IS54 VSELP Speech Encoder
- Novel Sorting NetworkBased Architectures for Rank Order Filters
- EFFICIENT REALIZATIONS OF ANALYSIS AND SYNTHESIS FILTERS BASED ON THE 2D DISCRETE WAVELET TRANSFORM
- A DIGITSERIAL ARCHITECTURE FOR GRAYSCALE MORPHOLOGICAL FILTERING
- A DYNAMIC TASK SCHEDULING ALGORITHM FOR BATTERY POWERED DVS Jameel Ahmed and Chaitali Chakrabarti
- PARAMETERIZED SOC DESIGN FOR PORTABLE SYSTEMS. Sumant Bhutoria and Chaitali Chakrabarti
- IEEE TRANSACTIONS ON COMPUTERS, VOL. X, NO. X, XXXX 200X 1 An Automated Framework
- VLSI Architectures for Weighted Order Statistic (WOS) Filters 1
- Architecture-Aware LDPC Code Design For Multi-Processor Software Defined Radio Systems
- Low Power Data Format Converter Design Using SemiStatic Register Allocation
- LOW POWER SCHEDULING WITH RESOURCES OPERATING AT MULTIPLE VOLTAGES
- PARALLEL DEBLOCKING FILTER FOR H.264 AVC/SVC S Vijay, C Chakrabarti, L J Karam
- System-Level Energy-Efficient Dynamic Task Scheduling Jianli Zhuo
- Relating Data Characteristics to Transition Activity in HighLevel Static CMOS Design
- The Next Generation Challenge for Software Defined Radio
- 966 IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 50, NO. 4, APRIL 2002 A VLSI Architecture for Lifting-Based Forward and
- 19.6 A 0.27V 30MHz 17.7nJ/transform 1024-pt Complex FFT Core with Super-Pipelining
- A SURVEY OF ARCHITECTURES FOR THE DISCRETE AND CONTINUOUS WAVELET TRANSFORMS
- A NEW PARALLEL IMPLEMENTATION FOR PARTICLE FILTERS AND ITS APPLICATION TO ADAPTIVE WAVEFORM DESIGN
- Motion Estimation of Twodimensional Objects Based on The Straight Line Hough Transform: A
- PARALLEL HIGH THROUGHPUT SOFT-OUTPUT SPHERE DECODER Q. Qi, C. Chakrabarti
- ANYSP: ANYTIME ANYWHERE ANYWAY SIGNAL PROCESSING
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
- Customizing Wide-SIMD Architectures for H.264 S. Seo, M. Woh, S. Mahlke, T. Mudge
- From SODA to Scotch: The Evolution of a Wireless Baseband Processor , Sangwon Seo
- A Parameterized Dataflow Language Extension for Embedded Streaming Systems
- SODA: A HIGH-PERFORMANCE DSP ARCHITECTURE FOR
- SODA: A Low-power Architecture For Software Radio Yuan Lin, Hyunseok Lee, Mark Woh, Yoav Harel, Scott Mahlke, Trevor Mudge
- WIRELESS COMMUNICATIONS AND MOBILE COMPUTING Wirel. Commun. Mob. Comput. (in press)
- DESIGN AND ANALYSIS OF LDPC DECODERS FOR SOFTWARE DEFINED RADIO Sangwon Seo, Trevor Mudge
- Design and Implementation of Turbo Decoders for Software Defined Radio
- 968 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 9, SEPTEMBER 2004 Design and Implementation of Low-Energy
- A Quality/Energy Tradeoff Approach for IDCT Computation in MPEG-2 Video Decoding*
- Energy-aware Error Control Coding for Flash Memories Veera Papirla
- 494 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 4, APRIL 2005 Memory Sub-Banking Scheme for High Throughput
- Memory Design and Exploration for Low Power, Embedded Systems WEN-TSONG SHIUE AND CHAITALI CHAKRABARTI
- Abstract--Leakage power reduction is extremely important in the design of scaled CMOS logic circuits. The dominant leakage
- Extending the Lifetime of Media Recorders Constrained by Battery and Flash Memory Size
- An Efficient Dynamic Task Scheduling Algorithm for Battery Powered DVS Jianli Zhuo
- Variable Voltage Task Scheduling Algorithms for Minimizing Energy
- IEEE TVLSI SPECIAL SECTION ON LOW POWER ELECTRONICS AND DESIGN 2007 1 Maximizing the Lifetime of Embedded Systems
- Energy Management of DVS-DPM Enabled Embedded Systems Powered by Fuel Cell-Battery Hybrid Source
- Extending the Lifetime of Fuel Cell Based Hybrid Systems* Jianli Zhuo1, Chaitali Chakrabartil, Naehyuck Chang2, Sarma Vrudhula3
- ACCURATE AREA, TIME AND POWER MODELS FOR FPGA-BASED IMPLEMENTATIONS
- TANOR: A TOOL FOR ACCELERATING N-BODY SIMULATIONS ON RECONFIGURABLE J. S. Kim, P. Mangalagiri, K. Irick, M. Kandemir, V. Narayanan
- EFFICIENT FUNCTION EVALUATIONS WITH LOOKUP TABLES FOR STRUCTURED MATRIX OPERATIONS
- Diet SODA: A Power-Efficient Processor for Digital Cameras Sangwon Seo1
- AN H.264/SVC MEMORY ARCHITECTURE SUPPORTING SPATIAL AND COURSE-GRAINED QUALITY SCALABILITIES
- Abstract--Power dissipation and robustness to process variation have conflicting design requirements. Scaling of
- EFFICIENT IMAGE RECONSTRUCTION USING PARTIAL 2D FOURIER TRANSFORM L. Deng, C.-L. Yu, C. Chakrabarti
- Design Methodology to trade off Power, Output Quality and Error Resiliency: Application to Color Interpolation Filtering
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 3, MARCH 2003 209 A High-Performance JPEG2000 Architecture
- * This work was supported in part by SFAZ ENERGY-AWARE ADAPTIVE OFDM SYSTEMS*
- Pipeline Strategy for Improving Optimal Energy Efficiency in Ultra-Low Voltage Design
- An Algorithm-Architecture Co-design Framework for Gridding Reconstruction using FPGAs
- A Comprehensive Energy Model and Energy-Quality Evaluation of Wireless Transceiver Front-Ends
- Improving the Battery Performance of Ad-Hoc Routing Protocols
- A Coprocessor Architecture for Fast Protein Structure Prediction
- Packet Transmission Policies for Battery Operated Communication Systems Ye Li & Chaitali Chakrabarti
- MEMORY SUB-BANKING SCHEME FOR HIGH THROUGHPUT TURBO DECODER Mayank Tiwari, Yuming Zhu and Chaitali Chakrabarti
- ENERGY EFFICIENT TURBO BASED SPACE-TIMECODER YumingZhu, Laura Li and ChaitaliChakrabarti
- BATTERY AWARE TASK SCHEDULING FOR A SYSTEM-ON-A-CHIP USING VOLTAGE/CLOCK SCALING
- ENERGY-EFFICIENT TURBO DECODER Jagadeesh Kaza and Chaitali Chakrabarti
- INSTRUCTION LEVEL POWER MODEL OF MICROCONTROLLERS Chaitali Chakrabarti
- High Sample Rate Array Architectures for Median Filters
- NOVEL SORTING NETWORKBASED ARCHITECTURES FOR RANK ORDER FILTERS
- ACTIVITY MODELS FOR USE IN LOW POWER, HIGH LEVEL SYNTHESIS
- J Sign Process Syst DOI 10.1007/s11265-010-0500-y
- A NEW VITERBI DECODER DESIGN FOR CODE RATE K=N Hsiangling Li and Chaitali Chakrabarti
- A VLSI ARCHITECTURE FOR REALTIME HIERARCHICAL ENCODING/DECODING OF VIDEO USING THE WAVELET TRANSFORM
- HIGH SAMPLE RATE ARCHITECTURES FOR BLOCK ADAPTIVE FILTERS
- This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS 1
- AnySP: Anytime Anywhere Anyway Signal Processing , Sangwon Seo1
- Elsevier Editorial System(tm) for Pattern Recognition Manuscript Draft
- 226 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 2, FEBRUARY 2005 Static Task-Scheduling Algorithms for
- A LEAKAGE ESTIMATION AND REDUCTION TECHNIQUE FOR SCALED CMOS LOGIC CIRCUITS CONSIDERING GATE-LEAKAGE
- Journal of VLSI Signal Processing 42, 321339, 2006 c 2006 Springer Science + Business Media, Inc. Manufactured in The Netherlands.
- VARIABLE VOLTAGE TASK SCHEDULING FOR MINIMIZING ENERGY OR MINIMIZING POWER
- Efficient realizations of encoders and decoders based on the 2D Discrete Wavelet Transform
- J Comput Electron (2010) 9: 108113 DOI 10.1007/s10825-010-0336-5
- ARCHITECTURAL APPROACHES TO REDUCE LEAKAGE ENERGY IN Shashikiran H. Tadas & Chaitali Chakrabarti
- Throughput of Multi-core Processors Under Thermal Constraints
- BatteryConscious Task Sequencing for Portable Devices Including Voltage/Clock Scaling
- A DISTRIBUTED PSYCHO-VISUALLY MOTIVATED CANNY EDGE DETECTOR Srenivas Varadarajan1
- SPHERE DECODING FOR MULTIPROCESSOR ARCHITECTURES Q. Qi, C. Chakrabarti
- A Fuel-Cell-Battery Hybrid for Portable Embedded Kyungsoo Lee, Naehyuck Chang
- Memory Ef cient LDPC Code Design for High Throughput Software De ned Radio (SDR) systems
- DATA-PATH AND MEMORY ERROR COMPENSATION TECHNIQUE FOR LOW POWER JPEG IMPLEMENTATION
- Dynamic Power Management with Hybrid Power Sources Jianli Zhuo Chaitali Chakrabarti
- Data Memory Design and Exploration for Low Power Embedded Systems
- IEEE Transactions on Vehicular Technology VT_2007_00627 1 Energy Efficient Video Transmission over a
- A Parallel Programmable Architecture for Linear and Nonlinear Filtering
- EFFICIENT MAPPING OF ADVANCED SIGNAL PROCESSING ALGORITHMS ON MULTI-PROCESSOR ARCHITECTURES
- AN APPROACH FOR ENABLING DCT/IDCT ENERGY REDUCTION SCALABILITY IN MPEG-2 VIDEO CODECS
- A DWTBASED ENCODER ARCHITECTURE FOR SYMMETRICALLY EXTENDED Chaitali Chakrabarti
- ARCHITECTURE-AWARE LDPC CODE DESIGN FOR SOFTWARE DEFINED RADIO Yuming Zhu and Chaitali Chakrabarti
- T-SP-00112-2002 (98).R2 1 Abstract--Significant power reduction can be achieved by
- VLSI ARCHITECTURES FOR WEIGHTED ORDER STATISTIC (WOS) FILTERS
- A DigitSerial Architecture for GrayScale Morphological Filtering
- MEMORY DESIGN AND EXPLORATION FOR LOW POWER, EMBEDDED SYSTEMS
- MEMORY ERROR COMPENSATION TECHNIQUES FOR JPEG2000 Yunus Emre and Chaitali Chakrabarti
- BANDWIDTH-INTENSIVE FPGA ARCHITECTURE FOR MULTI-DIMENSIONAL DFT Chi-Li Yu 1
- Optimum Buffer Size for Dynamic Voltage Ali Manzak1
- ACCURATE MODELS FOR ESTIMATING AREA AND POWER OF FPGA IMPLEMENTATIONS
- ENERGY-OPTIMIZED HIGH PERFORMANCE FFT PROCESSOR Dongsuk Jeon1
- 270 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 2, APRIL 2003 Transaction Briefs___________________________________________________________________
- Reducing Idle Mode Power in Software Defined Radio Hyunseok Lee, Trevor Mudge
- Sorting Network Based Architectures for Median Filters
- A LOW POWER SCHEDULING SCHEME WITH RESOURCES OPERATING AT MULTIPLE VOLTAGES
- A New Register Allocation Scheme for Low Power Data Format Converters
- A Special-Purpose Compiler for Look-Up Table and Code Generation for Function Evaluation
- 6 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 1, FEBRUARY 2002 A Low Power Scheduling Scheme With Resources
- 90 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 1, JANUARY 2007 A System Level Energy Model and Energy-Quality
- BATTERY -FRIENDLY DESIGN OF SIGNAL PROCESSING ALGORITHMS Praveen Raghavan & Chaitali Chakrabarti
- Energy-Efficient Dynamic Task Scheduling Algorithms for DVS Systems
- Automated Optimization of Look-Up-Table Implementation for Function Evaluation on FPGAs
- EFFICIENT VLSI IMPLEMENTATION OF BIT PLANE CODER OF JPEG2000
- Architectures for Hierarchical and other Block Matching Algorithms
- Efficient Realizations of the Discrete and Continuous Wavelet Transforms
- VLSI ARCHITECTURES FOR HIERARCHICAL BLOCK Gagan Gupta
- FPGA ARCHITECTURE FOR 2D DISCRETE FOURIER TRANSFORM BASED ON 2D DECOMPOSITION FOR LARGE-SIZED DATA
- AGGREGATED CIRCULANT MATRIX BASED LDPC CODES Yuming Zhu, Chaitali Chakrabarti
- 81JANUARY 2010 EMBEDDED COMPUTING
