- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION VLSI SYSTEMS, VOL. 5, NO. 1, MARCH 1997 1 A Solution Methodology for Exact Design Space
- unedited draft of paper to appear in the Summer 1995 IEEE Design & Test control step 1
- RENSSELAER CS DEPARTMENT TECH REPORT #95--13 1 Computing Lower Bounds on Functional Units
- Efficient Optimal Design Space Characterization Methodologies
- presented at The 25th Design Automation Conference The System Architect's Workbench
- The Structure of Assignment, Precedence, and Resource Constraints in the ILP Approach to the Scheduling Problem
- unedited draft of paper to appear in the Summer 1995 IEEE Design & Test control step 1
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. 8, NO. 10, OCTOBER 1989 1 Behavioral Transformation for Algorithmic Level
- IEEE TRANSACTIONS ON COMPUTERAIDED DESIGN, VOL. 8, NO. 10, OCTOBER 1989 1 Behavioral Transformation for Algorithmic Level
- 456 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 2, NO. 4, DECEMBER 1994 Analyzing and Exploiting the Structure of the
- Proceedings of SIGCSE'99, pp. 237-241 A Practical One-Semester "VLSI Design" Course for
- An Exact Methodology for Scheduling in a 3D Design Space \Lambda Samit Chaudhuri y Stephen A. Blythe z Robert A. Walker zy
- Computing Lower Bounds on Functional Units before Scheduling \Lambda Samit Chaudhuri y Robert A. Walker zy
- Toward a Practical Methodology for Completely Characterizing the Optimal Design Space \Lambda
- ILPBased Scheduling with Time and Resource Constraints in High Level Synthesis \Lambda
- E ciently Searching the Optimal Design Space Stephen A. Blythe Robert A. Walker
- An Exact Methodology for Scheduling in a 3D Design Space Samit Chaudhuri y Stephen A. Blythe z Robert A. Walker zy
- Bounding Algorithms for Design Space Exploration Samit Chaudhuri Robert A. Walker
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION VLSI SYSTEMS, VOL. 4, NO. 2, JUNE 1996 1 Computing Lower Bounds on Functional Units
- RENSSELAER CS DEPARTMENT TECH REPORT 95 13 1 Computing Lower Bounds on Functional Units
- 456 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION VLSI SYSTEMS, VOL. 2, NO. 4, DECEMBER 1994 Analyzing and Exploiting the Structure of the
- presented at The 25th Design Automation Conference The System Architect's Workbench
- The Structure of Assignment, Precedence, and Resource Constraints in the ILP Approach to the Scheduling Problem
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 5, NO. 1, MARCH 1997 1 A Solution Methodology for Exact Design Space
- Efficiently Searching the Optimal Design Space \Lambda Stephen A. Blythe Robert A. Walker
- ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 4, NO. 2, JUNE 1996 1 Computing Lower Bounds on Functional Units
- Bounding Algorithms for Design Space Exploration \Lambda Samit Chaudhuri Robert A. Walker
- Proceedings of SIGCSE'99, pp. 237241 A Practical OneSemester ``VLSI Design'' Course for
- Toward a Practical Methodology for Completely Characterizing the Optimal Design Space
- Computing Lower Bounds on Functional Units before Scheduling Samit Chaudhuriy Robert A. Walkerzy
- E cient Optimal Design Space Characterization Methodologies
