- Leveraging Dominators for Preprocessing QBF Hratch Mangassarian1 Bao Le1 Alexandra Goultiaeva2 Andreas Veneris1,2 Fahiem Bacchus2
- Diagnosing Multiple Transition Faults in the Absence of Timing Information
- Fault Diagnosis using Quantified Boolean Formulas Hratch Mangassarian1 Andreas Veneris1,2 Marco Benedetti3
- Incremental Design Debugging in a Logic Synthesis Environment In today's complex and challenging VLSI design pro-
- Scaling VLSI Design Debugging with Interpolation Brian Keng1, Andreas Veneris1,2
- Optimal Trace Compaction with Property Preservation
- A Physical-Level Study of the Compacted Matrix Instruction Scheduler for Dynamically Scheduled
- A Succinct Memory Model for Automated Design Debugging
- Improved Design Debugging using Maximum Satisfiability
- A Performance-Driven QBF-Based Iterative Logic Array Representation with Applications to
- Seamless Integration of SER in Rewiring-Based Design Space Exploration Sobeeh Almukhaizim
- Efficient SAT-based Boolean Matching for FPGA Technology Mapping
- Integrating Observability Don't Cares in All-Solution SAT Solvers
- Post-Verification Debugging of Hierarchical Designs Moayad Fahim Ali1 Sean Safarpour1 Andreas Veneris1,2 Magdy S. Abadir3 Rolf Drechsler4
- Extraction Error Modeling and Automated Model Debugging in High-Performance Low Power Custom Designs
- Monarch: A Platform for Logic Optimization using ATPG/Diagnosis-based Design Rewiring
- Managing Don't Cares in Boolean Satisfiability Sean Safarpour1
- Design Rewiring Using ATPG Technology dependent logic optimization is usually car-
- Incremental Diagnosis and Correction of Multiple Faults and Errors Andreas Veneris, J. Brandon Liu, Mandana Amiri
- Automating Data Analysis and Acquisition Setup in a Silicon Debug Environment
- Automating Logic Transformations with Approximate SPFDs
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 10, OCTOBER 2009 1597 Automated Design Debugging With
- 1606 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 10, OCTOBER 2005 Fault Diagnosis and Logic Debugging
- 240 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 2, FEBRUARY 2005 Incremental Fault Diagnosis
- Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG
- Automated Logic Restructuring with aSPFDs 1.1 Chapter Overview
- Exact Functional Fault Collapsing in Combinational Logic Circuits Fault equivalence is an essential concept in digital VLSI de-
- Design Error Diagnosis and Correction in VLSI Digital Circuits \Lambda Andreas G.Veneris
- Design Optimization Based on Diagnosis Techniques Logic optimization is the step of the VLSI design cycle
- Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits \Lambda
- We study the energy, latency and area characteristics of two Counting Bloom Filter implementations using a commercial 0.13m
- JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 20, 1-XXX (2004) Short Paper_________________________________________________
- Abstraction and Refinement Techniques in Automated Design Debugging
- Automated Debugging of SystemVerilog Assertions Brian Keng1, Sean Safarpour2, Andreas Veneris1,3
- Efficient and Exact Diagnosis of Multiple StuckAt Faults J. Brandon Liu
- Design Rewiring for Power Minimization A new ATPGbased approach to multilevel combina
- Automated Data Analysis Solutions to Silicon Debug Yu-Shen Yang
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 3, MARCH 2010 365 On the Latency and Energy of Checkpointed
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 12, DECEMBER 2002 1469 Design Rewiring Using ATPG
- Utilizing Don't Care States in SAT-based Bounded Sequential Problems
- Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 18, NO. 12, DECEMBER 1999 1803 Design Error Diagnosis and
- Correcting Multiple Design Errors in Digital VLSI Circuits \Lambda Andreas G.Veneris
- ATPG Driven Logic Synthesis for Area and Power Minimization In this paper we present the application of our ATPG
- Trace Compaction using SAT-based Reachability Analysis
- Robust QBF Encodings for Sequential Circuits with Applications to Verification, Debug and Test
- Extraction Error Diagnosis and Correction in High-Performance Designs Yu-Shen Yang1
- On the Relation Between Simulation-based and SAT-based Diagnosis Gorschwin Fey1
- Managing Verification Error Traces with Bounded Model Debugging
- Bounded Model Debugging Brian Keng, Student Member, IEEE, Sean Safarpour, Member, IEEE, and
- Design Diagnosis Using Boolean Satisfiability Recent advances in Boolean satisfiability have made it
- Debugging Sequential Circuits Using Boolean Satisfiability Moayad Fahim Ali1
- On the Minimization of Potential Transient Errors and SER in Logic Circuits using SPFD
- Spatial and Temporal Design Debug using Partial MaxSAT Yibin Chen, Sean Safarpour, Andreas Veneris
- Automated Design Debugging with Maximum Satisfiability
- Fault Diagnosis and Logic Debugging Using Boolean Satisfiability Andreas Veneris
- A Fast Algorithm for Locating and Correcting Simple Design Errors in VLSI Digital Circuits \Lambda
- The Day Sherlock Holmes Decided to do EDA Andreas Veneris
- An Automated Framework for Correction and Debug of PSL Assertions
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 7, JULY 2006 763 Extraction Error Modeling and Automated Model
- Debugging Sequential Circuits Using Boolean Satisfiability Moayad Fahim Ali 1 Andreas Veneris 1,2 Sean Safarpour 1 Rolf Drechsler 3
- Managing Complexity in Design Debugging with Sequential Abstraction and Refinement
- Fault Equivalence and Diagnostic Test Generation Using ATPG Fault equivalence is an essential concept in digital design with signif-
- From RTL to Silicon: The Case for Automated Debug
- Sequential Logic Rectifications with Approximate SPFDs Yu-Shen Yang1, Subarna Sinha2, Andreas Veneris1, Robert K. Brayton3, and Duncan Smith4
- An Atomicity Criterion for Composite Registers 1 Lefteris M. Kirousis 2;3 Philippas Tsigas 2;3 and Andreas G. Veneris 2
- Design Rewiring Based on Diagnosis Techniques # Logic optimization is the step of the VLSI design cycle
- A Hybrid Approach to Design Error Detection and Correction Andreas Veneris
- Journal on Satisfiability, Boolean Modeling and Computation 5 (2008) 1-25 Improved SAT-based Reachability Analysis with
- Incremental Diagnosis of Multiple Open-Interconnects J. Brandon Liu, Andreas Veneris
- Logic Verification Based on Diagnosis Techniques We present a formal logic verification methodology for
- 628 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 6, JUNE 2008 L-CBF: A Low-Power, Fast Counting
- Sequence Pair Based Voltage Island Floorplanning Dipanjan Sengupta1, Andreas Veneris1, Steve Wilton2, Andre Ivanov2, Res Saleh2
- Debugging with Dominance: On-the-fly RTL Debug Solution Implications
- On Error Tolerance and Engineering Change with Partially Programmable Circuits
- Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability
- Non-Solution Implications using Reverse Domination in a Modern SAT-based Debugging Environment
- Leveraging Reconfigurability to Raise Productivity in FPGA Functional Debug
- Efficient Debugging of Multiple Design Errors Brian Keng1, Duncan Exon Smith2, Andreas Veneris1,3
- Automated Data Analysis Techniques for a Modern Silicon Debug Environment
- Lazy Suspect-Set Computation: Fault Diagnosis for Deep Electrical Bugs
- Propelling SAT-based Debugging using Reverse Domination
