- Multi-step Binary-weighted Capacitive Digital-to-Analog Converter Architecture
- ViPro: Focal-Plane Spatially-Oversampling CMOS Image Compression Sensor
- Massively Parallel Mixed-Signal VLSI Kernel Roman Genov
- A Phase Synchronization and Magnitude Processor VLSI Architecture for Adaptive Neural Stimulation
- Advances in Neural Information Processing Systems: MIT Press, vol. 14, 2002 Stochastic Mixed-Signal VLSI Architecture for
- Charge-ModeParallel ArchitectureforMatrix-VectorMultiplication RomanGenov and Gert Cauwenberghs
- CMOS Current-Copying Neural Stimulator with OTA-Sharing
- 182 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 51, NO. 1, JANUARY 2004 spurious signals. The level of the spurious signals was analyzed, and
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 11, NOVEMBER 2007 1 480-GMACS/mW Resonant Adiabatic
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 53, NO. 11, NOVEMBER 2006 2371 16-Channel Integrated Potentiostat for Distributed
- International Journal of Pattern Recognition and Artificial Intelligence
- 930 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 10, OCTOBER 2001 Charge-Mode Parallel Architecture
- A Compact Parasitic-Insensitive Dual-Frequency Modulated CMOS Capacitive Sensor
- 192-Channel CMOS Neurochemical Microarray Meisam Honarvar Nazari1, Hamed Mazhab-Jafari1, Lian Leng2, Axel Guenther2 and Roman Genov2
- 128-Channel Fully Differential Digital Neural Recording and Stimulation Interface
- A Hybrid Thin-Film/CMOS Fluorescence Contact Ritu Raj Singh, Derek Ho, Alireza Nilchi, Roman Genov and Glenn Gulak
- 1.1 TMACS/mW Load-Balanced Resonant Charge-Recycling Array Processor
- Towards Real-Time In-Implant Epileptic Seizure Prediction Joseph N. Y. Aziz, Rafal Karakiewicz, Roman Genov, Berj L. Bardakjian, Miron Derchansky and Peter L. Carlen
- Multi-Channel Integrated Neural Interfaces for Distributed Electro-Chemical Sensing
- Massively ParallelInner-ProductArray Processor Roman Genov and Gert Cauwenberghs
- 2001 Conference on Information Sciences and Systems, The Johns Hopkins University, March 2123, 2001 Analog Array Processor with Digital Resolution
- A 1GMACS/mW MIXED-SIGNAL DIFFERENTIAL-CHARGE CID/DRAM PROCESSOR
- Real-Time Seizure Monitoring and Spectral Analysis Microsystem
- A 5.9mW 6.5GMACS CID/DRAM Array Processor Roman Genov, Gert Cauwenberghs, Grant Mulliken, Farhan Adil
- 256-Channel Integrated Neural Interface and Spatio-Temporal Signal Processor
- CIDDRAM Mixed-Signal Parallel Distributed Array Processor
- Algorithmic AZ-Modulated FIR Filter Ashkan Olyaei Roman Genov
- IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 4, NO. 3, JUNE 2010 149 The 128-Channel Fully Differential Digital Integrated
- 56 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, MARCH 2007 BrainSilicon Interface for High-Resolution
- INGLE-CHIP (CURRENT-MODETRACK-AND-HOLDACQUISITION SYSTEM WITH 100DB DYNAMIC RANGE
- In Vitro Epileptic Seizure Prediction Microsystem J. Aziz, R. Karakiewicz, R. Genov
- Learningto Navigate from Limited Sensory Input: Experiments with the Khepera Microrobot
- 160 2007 IEEE International Solid-State Circuits Conference ISSCC 2007 / SESSION 8 / BIOMEDICAL DEVICES / 8.5
- Electro-Chemical Multi-Channel Integrated Neural Interface Technologies
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 57, NO. 5, MAY 2010 1029 A CMOS/Thin-Film Fluorescence Contact Imaging
- An Area and Power-Efficient Stimulator for Multi-channel Neural Recording and Stimulation
- 175 GMACS/mW Charge-Mode Adiabatic Mixed-Signal Array Processor Rafal Karakiewicz, Roman Genov
- CMOS Focal-Plane Spatially-Oversampling Computational Image Sensor
- Minimal Activity Mixed-Signal VLSI Architecture for Real-Time Linear Transforms in Video
- Kerneltron: Support Vector `Machine' in Silicon Roman Genov and Gert Cauwenberghs
- Mixed-Signal CMOS Wavelet Compression Imager Architecture
- ALGORITHMICPARTIALANALOG-TO-DIGITALCONVERSION IN MIXED-SIGNAL ARRAY PROCESSORS
- Focal-Plane CMOS Wavelet Feature Extraction for Real-Time Pattern Recognition
- A Fully Differential CMOS Potentiostat Meisam Honarvar Nazari
- IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING 1 On-Silicon Neural Activity Monitoring and
- 26 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: REGULAR PAPERS, VOL. 54, NO. 1, JANUARY 2007 Focal-Plane Spatially Oversampling
- INTEGRATED MULTI-ELECTRODE FLUIDIC NITRIC-OXIDE SENSOR AND VLSI POTENTIOSTAT ARRAY
- Embedded Dynamic Memory and Charge-Mode Logic for Parallel Array Processing
- CMOS Wavelet Compression Imager Architecture Ashkan Olyaei
