- DISC: The dynamic instruction set computer Michael J. Wirthlin
- A Hardware Genetic Algorithm for the Traveling Salesman Problem on Splash2
- Improving Functional Density Through Run-Time Constant Propagation
- FrequencyDomain Sonar Processing in FPGAs and DSPs \Lambda Paul Graham and Brent Nelson
- Designing a partially reconfigured system J. D. Hadley and B. L. Hutchings
- [Journal Name], [Volumn Number], 1--15 ([Volumn Year]) fl [Volumn Year] Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
- FPGABased Stochastic Neural Networks --Implementation Stephen L. Bade and Brad L. Hutchings
- Supporting FPGA Microprocessors through Retargetable Software Tools \Lambda
- A DESCRIPTION, ANALYSIS, AND COMPARISON OF A HARDWARE AND A SOFTWARE IMPLEMENTATION OF THE SPLASH GENETIC
- RRANN: A Hardware Implementation of the Backpropagation Algorithm Using Reconfigurable FPGAs
- Improving the FPGA Design Process Through Determining and Applying LogicaltoPhysical Design Mappings #
- A COMPARISON OF FPGA PLATFORMS THROUGH SAR/ATR ALGORITHM IMPLEMENTATION
- RRANN: The RunTime Reconfiguration Artificial Neural Network James G. Eldredge and Brad L. Hutchings
- An Application-Specific Compiler for High-Speed Binary Image Morphology Scott Hemmert, Brad Hutchings and Anshul Malvi
- SUPPORTING FPGA MICROPROCESSORS THROUGH RETARGETABLE SOFTWARE TOOLS
- IMPROVING FUNCTIONAL DENSITY THROUGH RUNTIME CIRCUIT RECONFIGURATION
- THE PERFORMANCE ENHANCEMENT OF A RUNTIME RECONFIGURABLE FPGA SYSTEM THROUGH PARTIAL
- FPGABased Sonar Processing \Lambda Paul Graham and Brent Nelson
- IMPROVING DESIGN OBSERVABILITY AND CONTROLLABILITY FOR FUNCTIONAL VERIFICATION OF FPGA-BASED CIRCUITS
- JHDL -An HDL for Reconfigurable Systems Peter Bellows and Brad Hutchings
- AN ASSESSMENT OF THE SUITABILITY OF RECONFIGURABLE SYSTEMS FOR DIGITAL SIGNAL PROCESSING
- Improving Functional Density Through RunTime Constant Propagation \Lambda
- [9] A. F. Murray, Pulse Arithmetic in VLSI Neural Networks, IEEE Micro 6474, [10] C. E. Cox, W. E. Blanz, GANGLION---A Fast Hardware Implementation of
- Using Design-Level Scan to Improve Design Observability and Controllability for Functional
- Reconfigurable Processors for High-Performance, Embedded Digital Signal
- Optimal Finite Field Multipliers for FPGAs Captain Gregory C. Ahlquist, Brent Nelson, and Michael Rice
- A CAD Suite for High-Performance FPGA Design Brad Hutchings, Peter Bellows, Joseph Hawkins, Scott Hemmert,
- Frequency-Domain Sonar Processing in FPGAs and DSPs Paul Graham and Brent Nelson
- DESIGNING, DEBUGGING, AND DEPLOYING CONFIGURABLE COMPUTING MACHINE-BASED APPLICATIONS USING
- Improving the FPGA Design Process Through Determining and Applying Logical-to-Physical Design Mappings
- AN FPGA IMPLEMENTATION OF ATR USING EMBEDDED RAM FOR Richard D. Ross
- Automated Target Recognition on Splash 2 y Michael Rencher and Brad L. Hutchings
- A Dynamic Instruction Set Computer \Lambda Michael J. Wirthlin and Brad L. Hutchings
- Genetic Algorithms In Software and In Hardware ---A Performance Analysis Of Workstation and Custom Computing Machine
- AN FPGA IMPLEMENTATION OF ATR USING EMBEDDED RAM FOR Richard D. Ross
- An Assessment of the Suitability of FPGABased Systems for use in Digital
- JHDL An HDL for Reconfigurable Systems Peter Bellows and Brad Hutchings y
- FPGA-Based Sonar Processing Paul Graham and Brent Nelson
- Design Methodologies for Partially Reconfigured Systems \Lambda J. D. Hadley and B. L. Hutchings
- Implementation Approaches for Reconfigurable Logic Applications
- Density Enhancement of a Neural Network Using FPGAs and RunTime Reconfiguration
- Reconfigurable Computing Application Frameworks Anthony L. Slade, Brent E. Nelson and Brad L. Hutchings
- FPGAs and DSPs for Sonar Processing ---Inner Loop Computations \Lambda Paul Graham and Brent Nelson
- The Nano Processor: a Low Resource Reconfigurable Processor Michael J. Wirthlin and Brad L. Hutchings
