- 716 IEEE COMMUNICATIONS LETTERS, VOL. 10, NO. 10, OCTOBER 2006 Stochastic Decoding of LDPC Codes
- SIMD Implementation of Interpolation in Algebraic Soft-Decision Reed-Solomon Decoding
- IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 51, NO. 2, FEBRUARY 2003 175 Transactions Papers
- 904 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 10, OCTOBER 2001 Difference Metric Soft-Output Detection
- Simulation Results for Algebraic Soft-Decision Decoding of Reed-Solomon Codes
- A Stochastic Particle-Based Biological System Simulator Laurier Boulianne1 Michel Dumontier2 and Warren J. Gross1
- A Methodology for Prototyping Flexible Embedded Systems
- BioMed Central Page 1 of 9
- Turbo Decoding of Product Codes based on the Modified Adaptive Belief Propagation Algorithm
- AN AREA-EFFICIENT FPGA-BASED ARCHITECTURE FOR FULLY-PARALLEL STOCHASTIC LDPC DECODING
- Survey of Stochastic Computation on Factor Graphs Saeed Sharifi Tehrani, Shie Mannor and Warren J. Gross
- IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 56, NO. 11, NOVEMBER 2008 5733 from the Shannon bound remains the same (or even becomes smaller) is
- 301-4244-1027-4/07/$25.00 2007 IEEE Evaluation of a High-Level-Language Methodology for High-Performance
- GESTION DE LA MEMOIRE POUR L'ALGORITHME DU FORWARD-BACKWARD
- Computer Physics Communications 178 (2008) 558570 www.elsevier.com/locate/cpc
- The Mixed-Radix Chinese Remainder Theorem and Its Applications to Residue Comparison
- IEEE TRANSACTIONS ON MAGNETICS, VOL. 43, NO. 4, APRIL 2007 1525 Hardware Acceleration for Finite-Element
- 1224 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 54, NO. 7, JULY 2006 Applications of Algebraic Soft-Decision
- Journal of VLSI Signal Processing 39, 93111, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands.
- Hardware Acceleration for Finite Element Electromagnetics: Efficient Sparse Matrix Floating-Point Computations with Field Programmable Gate Arrays
- Stochastic Implementation of LDPC Decoders Warren J. Gross
- An Area-reduced Scheme for Modulo 2n -1 Addition/Subtraction
- FPGA Particle Graphics Hardware John Sachs Beeckler and Warren J. Gross
- An FPGA Interpolation Processor for Soft-Decision Reed-Solomon Decoding Warren J. Gross
- Sparse Matrix-Vector Multiplication for Finite Element Method Matrices on Yousef El-Kurdi, Warren J. Gross, and Dennis Giannacopoulos
- Particle Graphics on Reconfigurable JOHN S. BEECKLER and WARREN J. GROSS
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 3, MARCH 2007 309 Architecture and Implementation of an Interpolation
- 5692 IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 56, NO. 11, NOVEMBER 2008 Fully Parallel Stochastic LDPC Decoders
- Efficient Residue Comparison Algorithm for General Moduli Sets Shaoqiang Bi, Warren J. Gross
