- Silicon Physical Random Functions Blaise Gassend, Dwaine Clarke, Marten van Dijk
- Revised Version for Paper in ARVLSI 1995 Code Density Optimization for Embedded DSP Processors Using Data
- Softwareassisted Cache Replacement Mechanisms for Embedded Systems Prabhat Jain
- Incremental Multiset Hash Functions and Their Application to Memory Integrity Checking
- Synthesis of Robust DelayFault Testable Circuits: Theory Srinivas Devadas
- The Untrusted Computer Problem and Camera-Based Authentication
- Performancedriven Synthesis of Asynchronous Controllers Kenneth Y. Yun \Lambda
- OCCOM: Efficient Computation of ObservabilityBased Code Coverage Metrics for Functional Verification
- Efficient Memory Integrity Verification and Encryption for Secure Processors
- Functional Vector Generation for HDL models Using Linear Programming and 3Satisfiability Farzan Fallah, Srinivas Devadas Kurt Keutzer
- Simultaneous Alignment and Folding of Protein Sequences
- ISDL: An Instruction Set Description Language for Retargetability We present the Instruction Set Description Language, ISDL, a machine descrip
- Application-Aware Deadlock-Free Oblivious Routing Michel Kinsy, Myong Hyon Cho, Tina Wen, Edward Suh, Marten van Dijk, Srinivas Devadas
- Effects of Memory Performance on Parallel Job G. Edward Suh, Larry Rudolph and Srinivas Devadas
- Instruction Selection Using Binate Covering for Code Size Optimization Stan Liao Srinivas Devadas Kurt Keutzer Steve Tjiang
- BioMed Central Page 1 of 11
- Storage Assignment to Decrease Code Size \Lambda Stan Liao Srinivas Devadas Kurt Keutzer Steve Tjiang Albert Wang
- Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures
- Solving Covering Problems Using LPRBased Lower Bounds Stan Liao (stanliao@synopsys.com) Srinivas Devadas (devadas@mit.edu)
- Offline Untrusted Storage with Immediate Detection of Forking and Replay Attacks
- An ObservabilityBased Code Coverage Metric for Functional Simulation
- Switching Activity Estimation using Limited Depth Reconvergent Path Analysis Jose C. Costa Jose C. Monteiro Srinivas Devadas
- Estimation of Average Switching Activity in Combinational Logic Circuits Using Symbolic Simulation
- A Proxy-Based Architecture for Secure Networked Wearable Devices Todd Mills, Matthew Burnside, John Ankcorn, Srinivas Devadas
- Partitioning Strategies for Concurrent Programming Henry Hoffmann, Anant Agarwal, and Srini Devadas
- Abstract--Physical Unclonable Functions (PUFs) exploit the physical characteristics of the silicon and the IC
- Scalable directoryless shared memory coherence using execution migration
- Reliable and Efficient PUF-Based Key Generation Using Pattern Matching
- Functional Vector Generation for HDL models Using Linear Programming and Boolean Satisfiability
- IEEE TRANSACTIONS ON VLSI SYSTEMS, VOL. XX, NO. Y, MONTH 2002 1 Techniques for Accurate Performance Evaluation in
- Simulation Vector Generation from HDL Descriptions for ObservabilityEnhanced Statement Coverage
- Rate Guarantees and Overload Protection in InputQueued Switches
- A Methodology for Accurate Performance Evaluation in Architecture Exploration
- ApplicationSpecific Memory Management for Embedded Systems Using SoftwareControlled Caches
- Dynamic Cache Partitioning for Simultaneous Multithreading G. Edward Suh, Larry Rudolph and Srinivas Devadas
- Observability Analysis of Embedded Software for CoverageDirected Validation Jose C. Costa Srinivas Devadas Jose C. Monteiro
- Probabilistic Manipulation of Boolean Functions Using Free Boolean Diagrams
- Computation of Floating Mode Delay in Combinational Circuits: Theory and Algorithms
- AEGIS: Architecture for TamperEvident and TamperResistant Processing
- A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning
- Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions
- Path-Diverse Inorder Routing Mieszko Lis, Myong Hyon Cho, Keun Sup Shim, and Srinivas Devadas
- DARSIM: a parallel cycle-level NoC simulator Mieszko Lis
- BIOINFORMATICS APPLICATIONS NOTE Vol. 25 no. 17 2009, pages 22892291
- A Technique to Build a Secret Key in Integrated Circuits for Identification and Authentication Applications
- Access-Controlled Resource Discovery for Pervasive Networks Sanjay Raman, Dwaine Clarke, Matt Burnside, Srinivas Devadas, Ronald Rivest
- The Trusted Execution Module: Commodity General-Purpose Trusted Computing
- Oblivious Routing in On-Chip Bandwidth-Adaptive Myong Hyon Cho, Mieszko Lis, Keun Sup Shim, Michel Kinsy, Tina Wen and Srinivas Devadas
- Brief Announcement: Distributed Shared Memory based on Computation Migration
- IEEE COMPUTER ARCHITECTURE LETTERS 1 DCC: A Dependable Cache Coherence Multicore Architecture
- System-level Optimizations for Memory Access in the Execution Migration Machine (EM2)
- Static Virtual Channel Allocation in Oblivious Routing Keun Sup Shim Myong Hyon Cho Michel Kinsy Tina Wen Mieszko Lis G. Edward Suh Srinivas Devadas
- Diastolic Arrays: Throughput-Driven Reconfigurable Computing
- AEGIS: A single-chip secure processor G. Edward Suh*, Charles W. O'Donnell, Srinivas Devadas
- Security Challenges and Opportunities in Adaptive and Reconfigurable Hardware
- FPGA PUF using Programmable Delay Lines Mehrdad Majzoobi,1
- Modeling Attacks on Physical Unclonable Functions Ulrich Rhrmair
- Secure and Robust Error Correction for Physical
- Offline Count-Limited Certificates Luis F. G. Sarmenta, Marten van Dijk, Jonathan Rhodes, and Srinivas Devadas
- Controlled Physical Random Functions and Applications
- Physical Unclonable Functions for Device Authentication and Secret Key Generation
- Virtual Monotonic Counters and Count-Limited Objects using a TPM without a Trusted OS
- Towards Constant Bandwidth Overhead Integrity Checking of Untrusted Data
- Controlled Physical Random Functions Blaise Gassend, Dwaine Clarke, Marten van Dijk
- Efficient traversal of beta-sheet protein folding pathways using ensemble models
- Learning Biophysically-Motivated Parameters for Alpha Helix Prediction
- Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator
- Proxy-Based Security Protocols in Networked Mobile Devices Matthew Burnside, Dwaine Clarke, Todd Mills, Srinivas Devadas, and Ronald Rivest
- CONCURRENCY AND COMPUTATION: PRACTICE AND EXPERIENCE Concurrency Computat.: Pract. Exper. 2003; 3:1{20 Prepared using cpeauth.cls [Version: 2002/09/19 v2.02]
- A Low Power, Low Bandwidth Protocol for Remote Wireless George Hadjiyiannis
- Recombination of Physical Unclonable Functions Meng-Day (Mandel) Yu Srinivas Devadas
- Synthesis of Robust DelayFault Testable Circuits: Practice Srinivas Devadas
- An Algorithmic Approach To Optimizing Fault Coverage For BIST Logic Synthesis Srinivas Devadas Kurt Keutzer
- Analytical Cache Models with Applications to Cache Partitioning
- Intelligent SRAM (ISRAM) for Improved Embedded System Performance
- Shared Memory via Execution Migration Mieszko Lis Keun Sup Shim Omer Khan Srinivas Devadas
- Secure Program Execution via Dynamic Information Flow Tracking
- Computation of Floating Mode Delay in Combinational Circuits: Practice and Implementation
- Caches and Merkle Trees for Efficient Memory Authentication Blaise Gassend, G. Edward Suh, Dwaine Clarke, Marten van Dijk, Srinivas Devadas
- Path-Based, Randomized, Oblivious, Minimal Routing Myong Hyon Cho, Mieszko Lis, Keun Sup Shim, Michel Kinsy and Srinivas Devadas
- Dynamic Partitioning of Shared Cache Memory G. E. Suh (suh@mit.edu), L. Rudolph (rudolph@mit.edu) and S.
- : A Scalable Shared-memory Multicore Architecture
- OCCOM: Efficient Computation of ObservabilityBased Code Coverage Metrics for Functional Verification
- Nucleic Acids Research, 2009, 16 doi:10.1093/nar/gkp477
- Aegis: A Single-Chip Secure Processor
- FPGA-based True Random Number Generation using Circuit Metastability with Adaptive Feedback Control
- BIOINFORMATICS Vol. 27 ISMB 2011, pages i34i42
- ARCc: A Case for an Architecturally Redundant Cache-coherence Architecture for Large Multicores
- A Pattern for Efficient Parallel Computation on Multicore Processors with Scalar Operand Networks
- Memory coherence in the age of multicores Mieszko Lis Keun Sup Shim Myong Hyon Cho Srinivas Devadas
- Lightweight and Secure PUF Key Storage Using Limits of Machine Learning
- Judicious Thread Migration When Accessing Distributed Shared Caches
